MLNetwork / rostam
☆24Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for rostam
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆8Updated 9 months ago
- Repository for MLCommons Chakra schema and tools☆39Updated 11 months ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆15Updated last week
- HW/SW co-designed end-host RPC stack☆19Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Updated 5 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 2 years ago
- ☆43Updated 2 years ago
- ☆30Updated 8 years ago
- ☆16Updated last year
- Clio, ASPLOS'22.☆72Updated 2 years ago
- ☆13Updated last year
- C++/MPI proxies for distributed training of deep neural networks.☆12Updated 2 years ago
- ☆10Updated 5 months ago
- [NSDI 2023] TopoOpt: Optimizing the Network Topology for Distributed DNN Training☆26Updated 2 months ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆15Updated 3 months ago
- Benchmark Suite for RDMA Performance Isolation☆36Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆29Updated 3 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ☆34Updated 5 months ago
- ☆20Updated 7 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆21Updated 5 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆57Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- ☆31Updated last month
- ☆18Updated 3 years ago
- ☆25Updated last month
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago