MLNetwork / rostamLinks
☆24Updated 4 years ago
Alternatives and similar repositories for rostam
Users that are interested in rostam are comparing it to the libraries listed below
Sorting:
- Repository for MLCommons Chakra schema and tools☆39Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- ☆15Updated last year
- ☆65Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆132Updated 2 years ago
- A Cycle-level simulator for M2NDP☆30Updated 2 months ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 10 months ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- ☆19Updated 4 years ago
- ☆20Updated 10 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆57Updated last year
- An infrastructure for inline acceleration of network applications☆29Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- [NSDI 2023] TopoOpt: Optimizing the Network Topology for Distributed DNN Training☆33Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- ☆28Updated 3 months ago
- C++/MPI proxies for distributed training of deep neural networks.☆14Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆26Updated 2 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 6 years ago
- ☆77Updated 4 years ago
- An EDM-enabled PHY + a rack-level network simulator☆12Updated 10 months ago
- ☆34Updated 9 years ago