MLNetwork / rostamLinks
☆25Updated 4 years ago
Alternatives and similar repositories for rostam
Users that are interested in rostam are comparing it to the libraries listed below
Sorting:
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Updated last year
- HW/SW co-designed end-host RPC stack☆20Updated 4 years ago
- ☆70Updated 4 years ago
- A Cycle-level simulator for M2NDP☆32Updated 5 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆137Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆62Updated last year
- Repository for MLCommons Chakra schema and tools☆39Updated 2 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- ☆80Updated 5 years ago
- ☆15Updated last year
- An Agile Chisel-Based SoC Design Framework☆26Updated 4 years ago
- ☆20Updated 2 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 4 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆120Updated 8 months ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆31Updated 10 months ago
- ☆10Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆60Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- ☆15Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ☆29Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 2 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Updated 6 years ago
- ☆31Updated 4 years ago
- ☆28Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago