MLNetwork / rostamLinks
☆24Updated 4 years ago
Alternatives and similar repositories for rostam
Users that are interested in rostam are comparing it to the libraries listed below
Sorting:
- HW/SW co-designed end-host RPC stack☆20Updated 4 years ago
- ☆68Updated 4 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆136Updated 2 years ago
- Repository for MLCommons Chakra schema and tools☆39Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Updated 11 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆59Updated last year
- A Cycle-level simulator for M2NDP☆32Updated 3 months ago
- ☆15Updated last year
- Clio, ASPLOS'22.☆78Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 4 years ago
- ☆20Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- ☆29Updated 2 years ago
- ☆79Updated 5 years ago
- ☆20Updated 2 weeks ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆30Updated 8 months ago
- ☆15Updated 2 years ago
- C++/MPI proxies for distributed training of deep neural networks.☆15Updated 3 years ago
- ☆49Updated 5 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated last month
- An EDM-enabled PHY + a rack-level network simulator☆11Updated 11 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Updated 2 years ago
- ☆32Updated 5 months ago
- ☆24Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- ☆32Updated 5 years ago