MLNetwork / rostam
☆24Updated 3 years ago
Alternatives and similar repositories for rostam:
Users that are interested in rostam are comparing it to the libraries listed below
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- ☆12Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆47Updated 7 months ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 3 months ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- Repository for MLCommons Chakra schema and tools☆39Updated last year
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- ☆66Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆18Updated 4 months ago
- Sharing the codebase and steps for artifact evaluation for ISCA 2023 paper☆14Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆17Updated 3 weeks ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- Clio, ASPLOS'22.☆73Updated 3 years ago
- ☆69Updated 4 years ago
- TACOS: [T]opology-[A]ware [Co]llective Algorithm [S]ynthesizer for Distributed Machine Learning☆17Updated 2 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆62Updated last week
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆27Updated last year
- STONNE Simulator integrated into SST Simulator☆18Updated 11 months ago
- ☆13Updated 10 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago
- ☆36Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 5 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆56Updated 3 years ago
- ☆25Updated 3 years ago