☆64Dec 4, 2022Updated 3 years ago
Alternatives and similar repositories for Computer-Architecture-Learning
Users that are interested in Computer-Architecture-Learning are comparing it to the libraries listed below
Sorting:
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- ☆22Nov 3, 2025Updated 3 months ago
- gem5 FS模式实验 手册☆44Mar 8, 2023Updated 2 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 9 months ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- ☆16Mar 18, 2025Updated 11 months ago
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- ☆126Feb 12, 2026Updated 2 weeks ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆38Jul 20, 2024Updated last year
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆673Feb 14, 2026Updated 2 weeks ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Feb 21, 2026Updated last week
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- A Study of the SiFive Inclusive L2 Cache☆68Dec 27, 2023Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Oct 6, 2022Updated 3 years ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- An example of an eBPF program hooking into the kill tracepoint☆22May 26, 2023Updated 2 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 5 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- ☆33Apr 8, 2020Updated 5 years ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆211Aug 8, 2020Updated 5 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- ☆17May 9, 2022Updated 3 years ago
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 6 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Jan 2, 2022Updated 4 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆13Oct 5, 2023Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆36Nov 9, 2022Updated 3 years ago
- ESESC: A Fast Multicore Simulator☆140Nov 5, 2025Updated 3 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Feb 21, 2026Updated last week
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Dec 11, 2023Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago