Alternatives and similar repositories for ethernet_mac:

Users that are interested in ethernet_mac are comparing it to the libraries listed below

• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated last week
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆211Updated 2 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆114Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆133Updated 2 weeks ago
• CospanDesign / nysa-sata
  ☆84Updated 7 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆230Updated 2 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆133Updated 2 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆162Updated last week
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆245Updated 6 years ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆68Updated 4 months ago
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆71Updated 9 years ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆237Updated 3 weeks ago
• jamieiles / uart
  Verilog UART
  ☆161Updated 11 years ago
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆121Updated 2 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆177Updated this week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆275Updated 5 years ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆382Updated this week
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆191Updated 6 years ago
• q3k / zturn-stuff
  Various files for the MYiR ZTurn Zynq 7010 board
  ☆92Updated 7 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆123Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆299Updated last year
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆156Updated last month
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆34Updated last year
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆244Updated 3 months ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆241Updated 11 months ago
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆96Updated 2 years ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆94Updated 4 years ago