Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
☆184Jan 24, 2024Updated 2 years ago
Alternatives and similar repositories for ethernet_mac
Users that are interested in ethernet_mac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 14 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆79Jan 29, 2017Updated 9 years ago
- A huge VHDL library for FPGA and digital ASIC development☆477Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog Ethernet components for FPGA implementation☆3,123Feb 27, 2025Updated last year
- SGMII☆14Jul 17, 2014Updated 12 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Oct 2, 2026Updated last week
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- UART to AXI Stream interface written in VHDL☆20Oct 20, 2022Updated 3 years ago
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆23Jul 27, 2026Updated 2 months ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- 10Gb Ethernet Switch☆277Sep 17, 2026Updated 3 weeks ago
- Playing around with Formal Verification of Verilog and VHDL☆68Feb 22, 2021Updated 5 years ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- Flexible VHDL library☆199Jun 28, 2023Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆90Oct 2, 2019Updated 7 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL I2S transmitter☆16Oct 29, 2018Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Jan 23, 2016Updated 10 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆969Aug 3, 2026Updated 2 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆43Jul 18, 2026Updated 2 months ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆18Jul 11, 2015Updated 11 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated 3 weeks ago
- ☆23May 24, 2015Updated 11 years ago