yol / ethernet_macLinks
Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
☆174Updated last year
Alternatives and similar repositories for ethernet_mac
Users that are interested in ethernet_mac are comparing it to the libraries listed below
Sorting:
- ☆86Updated 8 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- Verilog wishbone components☆119Updated last year
- Verilog digital signal processing components☆157Updated 2 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆248Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆197Updated 7 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆255Updated 3 months ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆103Updated 7 years ago
- Flexible VHDL library☆189Updated 2 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- Example designs for FPGA Drive FMC☆268Updated 9 months ago
- FuseSoC standard core library☆147Updated 5 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆183Updated last month
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- ☆106Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- ☆74Updated 3 years ago
- Verilog UART☆183Updated 12 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- ☆69Updated 3 months ago