yol / ethernet_macLinks
Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
☆175Updated last year
Alternatives and similar repositories for ethernet_mac
Users that are interested in ethernet_mac are comparing it to the libraries listed below
Sorting:
- ☆88Updated 8 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆237Updated 3 years ago
- Example designs for FPGA Drive FMC☆278Updated 10 months ago
- Verilog wishbone components☆124Updated last year
- A simple, basic, formally verified UART controller☆318Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆200Updated 7 years ago
- Flexible VHDL library☆191Updated 2 years ago
- Verilog digital signal processing components☆159Updated 3 years ago
- FuseSoC standard core library☆149Updated 6 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 3 years ago
- Control and Status Register map generator for HDL projects☆128Updated 6 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆189Updated last week
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆261Updated 3 weeks ago
- ☆69Updated 4 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆158Updated 9 months ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆261Updated 6 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Updated 7 years ago
- A series of CORDIC related projects☆119Updated last year
- ☆76Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆69Updated 8 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆57Updated 9 months ago
- Fixed Point Math Library for Verilog☆144Updated 11 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆41Updated 2 months ago
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆413Updated this week
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago