Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
☆177Jan 24, 2024Updated 2 years ago
Alternatives and similar repositories for ethernet_mac
Users that are interested in ethernet_mac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆74Jan 29, 2017Updated 9 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆450Updated this week
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Mar 13, 2026Updated last week
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆66Mar 15, 2022Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 8 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 2 weeks ago
- 10Gb Ethernet Switch☆258Oct 16, 2025Updated 5 months ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Flexible VHDL library☆196Jun 28, 2023Updated 2 years ago
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆19Mar 15, 2026Updated last week
- Ethernet MAC 10/100 Mbps☆85Oct 2, 2019Updated 6 years ago
- VHDL I2S transmitter☆16Oct 29, 2018Updated 7 years ago
- Verilog RTL Design☆47Sep 4, 2021Updated 4 years ago
- Interface definitions for VHDL-2019.☆34Mar 1, 2026Updated 3 weeks ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆907Mar 2, 2026Updated 3 weeks ago
- ☆11Apr 3, 2017Updated 8 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Jan 23, 2016Updated 10 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 7 months ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆41Mar 14, 2026Updated last week
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- ☆89May 4, 2017Updated 8 years ago
- bootgen source code☆57Nov 20, 2025Updated 4 months ago