Alternatives and similar repositories for I2S_sender

Users that are interested in I2S_sender are comparing it to the libraries listed below

• kazkojima / pcm2pdm-example
  A tiny example of PCM to PDM pipeline on FPGA
  ☆21Updated 3 years ago
• ultraembedded / core_audio
  Audio controller (I2S, SPDIF, DAC)
  ☆85Updated 5 years ago
• skristiansson / i2s
  i2s core, with support for both transmit and receive
  ☆31Updated 7 years ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆58Updated 4 years ago
• MatejGomboc / Verilog-I2S-Transciever
  I2S transciever implemented in Verilog HDL
  ☆30Updated 7 years ago
• Cognoscan / BoostDSP
  VHDL Library for implementing common DSP functionality.
  ☆29Updated 6 years ago
• amaranth-farm / usb2-highspeed-core
  a USB2 highspeed device core, written in amaranth HDL
  ☆49Updated 10 months ago
• Digilent / Pmod-I2S2
  ☆45Updated last year
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• YetAnotherElectronicsChannel / FPGA-Class-D-Amplifier
  ☆65Updated 5 years ago
• ASP-SoC / ASP-SoC
  Audio Signal Processing SoC
  ☆18Updated 7 years ago
• chili-chips-ba / uberClock
  Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…
  ☆11Updated this week
• YetAnotherElectronicsChannel / FPGA-Audio-IIR
  ☆24Updated 5 years ago
• rubinsteina13 / SV_I2S_RX_CORE
  Synthesizable SystemVerilog IP-Core of the I2S Receiver
  ☆10Updated 5 years ago
• delhatch / VGA_mem_mapped
  Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.
  ☆15Updated 7 years ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆115Updated 4 years ago
• ZipCPU / interpolation
  Digital Interpolation Techniques Applied to Digital Signal Processing
  ☆62Updated last year
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆69Updated 3 years ago
• tinylabs / tinylabs-cores
  Fusesoc compatible rtl cores
  ☆15Updated 2 years ago
• MauererM / VIIRF
  Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…
  ☆21Updated 7 years ago
• gundy / tiny-synth
  Verilog code for a simple synth module; developed on TinyFPGA BX
  ☆98Updated 5 years ago
• mattvenn / fpga-sdft
  sliding DFT for FPGA, targetting Lattice ICE40 1k
  ☆77Updated 5 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆93Updated 10 months ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 4 years ago
• DaveBerkeley / fpga
  Verilog FPGA code : including experimental DSP audio processor
  ☆11Updated 4 years ago
• Digilent / Arty-A7
  ☆15Updated 2 weeks ago
• hansfbaier / colorlight-qmtech-adapter
  Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor
  ☆19Updated 2 years ago
• imr / Mandelbrot-VHDL
  Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.
  ☆11Updated 12 years ago
• gundy / tinyfpga-bx-demos
  Some simple demo routines for the TinyFPGA BX
  ☆16Updated 6 years ago
• knielsen / ice40-stm32-sdram
  Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA
  ☆28Updated 8 years ago