Alternatives and similar repositories for I2S_sender:

Users that are interested in I2S_sender are comparing it to the libraries listed below

• ultraembedded / core_audio
  Audio controller (I2S, SPDIF, DAC)
  ☆83Updated 5 years ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆55Updated 4 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• kazkojima / pcm2pdm-example
  A tiny example of PCM to PDM pipeline on FPGA
  ☆19Updated 3 years ago
• Cognoscan / BoostDSP
  VHDL Library for implementing common DSP functionality.
  ☆27Updated 6 years ago
• pcsrule / zybo-audio
  Realtime audio DSP on the ZyBo
  ☆9Updated 9 years ago
• YetAnotherElectronicsChannel / FPGA-Class-D-Amplifier
  ☆58Updated 4 years ago
• YetAnotherElectronicsChannel / FPGA-Audio-IIR
  ☆24Updated 4 years ago
• MatejGomboc / Verilog-I2S-Transciever
  I2S transciever implemented in Verilog HDL
  ☆30Updated 7 years ago
• imr / Mandelbrot-VHDL
  Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.
  ☆11Updated 11 years ago
• skristiansson / i2s
  i2s core, with support for both transmit and receive
  ☆29Updated 6 years ago
• DaveBerkeley / fpga
  Verilog FPGA code : including experimental DSP audio processor
  ☆11Updated 4 years ago
• noscene / ice40_audio
  verilog example to drive PCM5102 DAC with FPGA
  ☆18Updated 6 years ago
• pecostm32 / Anlogic_AL3-10_Analyzing
  An attempt to reverse engineer a bitstream made for an AL3-10 FPGA
  ☆14Updated 2 years ago
• ASP-SoC / ASP-SoC
  Audio Signal Processing SoC
  ☆18Updated 7 years ago
• MauererM / VIIRF
  Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…
  ☆19Updated 6 years ago
• tirfil / VhdI2CSlave
  I2C Slave Interface (Vhdl)
  ☆22Updated 3 years ago
• amaranth-farm / usb2-highspeed-core
  a USB2 highspeed device core, written in amaranth HDL
  ☆46Updated 6 months ago
• deanm1278 / ArduinoCore-blackfin
  arduino core for blackfin
  ☆21Updated 6 years ago
• rubinsteina13 / SV_I2S_RX_CORE
  Synthesizable SystemVerilog IP-Core of the I2S Receiver
  ☆10Updated 4 years ago
• ultraembedded / minispartan6-audio
  miniSpartan6+ (Spartan6) FPGA based MP3 Player
  ☆27Updated 5 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆62Updated 2 years ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆113Updated 4 years ago
• borgestrand / winuac2
  Open Source Windows UAC2 driver
  ☆18Updated 12 years ago
• VISHNUBINDUBALACHANDRAN / Advanced-Noise-Cancellation-System-for-Mobile-Communication-Using-Xilinx-Spartan-3E-FPGA-and-VHDL
  This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…
  ☆14Updated 3 months ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆92Updated 8 years ago
• Goshik92 / FFTVisualizer
  This project demonstrates DSP capabilities of Terasic DE2-115
  ☆26Updated 6 years ago
• delhatch / VGA_mem_mapped
  Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.
  ☆15Updated 7 years ago
• asmi84 / kicad-projects
  ☆33Updated 4 years ago
• gundy / tiny-synth
  Verilog code for a simple synth module; developed on TinyFPGA BX
  ☆95Updated 5 years ago