dwjbosman / I2S_senderLinks
VHDL I2S transmitter
☆14Updated 7 years ago
Alternatives and similar repositories for I2S_sender
Users that are interested in I2S_sender are comparing it to the libraries listed below
Sorting:
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- ☆46Updated 2 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆15Updated 2 years ago
- ☆68Updated 5 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- verilog example to drive PCM5102 DAC with FPGA☆18Updated 7 years ago
- VHDL Modules☆24Updated 10 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Verilog code for a simple synth module; developed on TinyFPGA BX☆102Updated 5 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 6 years ago
- i2s core, with support for both transmit and receive☆32Updated 7 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆29Updated 8 years ago
- A wishbone controlled PWM (audio) controller☆18Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- Some simple demo routines for the TinyFPGA BX☆16Updated 7 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆123Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆35Updated 4 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆17Updated last week
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- ☆24Updated 5 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆19Updated 6 years ago