dwjbosman / I2S_sender
VHDL I2S transmitter
☆13Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for I2S_sender
- VHDL Modules☆23Updated 9 years ago
- Audio controller (I2S, SPDIF, DAC)☆80Updated 5 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆17Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- i2s core, with support for both transmit and receive☆28Updated 6 years ago
- Audio Signal Processing SoC☆17Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆106Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- ☆24Updated 4 years ago
- I2S transciever implemented in Verilog HDL☆25Updated 7 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆18Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- verilog example to drive PCM5102 DAC with FPGA☆18Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆81Updated last month
- Verilog code for a simple synth module; developed on TinyFPGA BX☆95Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆84Updated 8 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆17Updated last year
- ICE40 8K FPGA / STM32F4 development system☆59Updated 7 years ago
- ☆37Updated last year
- ☆55Updated 4 years ago
- a USB2 highspeed device core, written in amaranth HDL☆41Updated last month
- Verilog FPGA code : including experimental DSP audio processor☆11Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11Updated 11 years ago
- arduino core for blackfin☆21Updated 6 years ago
- Fusesoc compatible rtl cores☆15Updated last year
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 7 years ago
- A collection of demonstration digital filters☆139Updated 9 months ago
- ☆17Updated 3 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆25Updated 5 years ago