dwjbosman / I2S_senderLinks
VHDL I2S transmitter
☆13Updated 6 years ago
Alternatives and similar repositories for I2S_sender
Users that are interested in I2S_sender are comparing it to the libraries listed below
Sorting:
- Audio controller (I2S, SPDIF, DAC)☆88Updated 5 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- i2s core, with support for both transmit and receive☆33Updated 7 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 6 years ago
- VHDL Modules☆24Updated 10 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Updated 7 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- FPGA-based Multi-Effects system for the electric guitar☆136Updated 8 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago
- a USB2 highspeed device core, written in amaranth HDL☆50Updated 11 months ago
- ☆24Updated 5 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Audio Signal Processing SoC☆18Updated 7 years ago
- ☆67Updated 5 years ago
- Verilog code for a simple synth module; developed on TinyFPGA BX☆101Updated 5 years ago
- ☆45Updated last year
- verilog example to drive PCM5102 DAC with FPGA☆18Updated 7 years ago
- I2S transciever implemented in Verilog HDL☆31Updated 7 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21Updated 7 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆117Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- ☆15Updated 2 weeks ago
- A collection of demonstration digital filters☆155Updated last year
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆28Updated 8 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 5 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated this week
- A wishbone controlled PWM (audio) controller☆17Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year