Alternatives and similar repositories for I2S_sender:

Users that are interested in I2S_sender are comparing it to the libraries listed below

• kazkojima / pcm2pdm-example
  A tiny example of PCM to PDM pipeline on FPGA
  ☆20Updated 3 years ago
• ultraembedded / core_audio
  Audio controller (I2S, SPDIF, DAC)
  ☆83Updated 5 years ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆56Updated 4 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• Cognoscan / BoostDSP
  VHDL Library for implementing common DSP functionality.
  ☆27Updated 6 years ago
• YetAnotherElectronicsChannel / FPGA-Audio-IIR
  ☆24Updated 4 years ago
• pcsrule / zybo-audio
  Realtime audio DSP on the ZyBo
  ☆9Updated 9 years ago
• noscene / ice40_audio
  verilog example to drive PCM5102 DAC with FPGA
  ☆18Updated 7 years ago
• DaveBerkeley / fpga
  Verilog FPGA code : including experimental DSP audio processor
  ☆11Updated 4 years ago
• ASP-SoC / ASP-SoC
  Audio Signal Processing SoC
  ☆18Updated 7 years ago
• imr / Mandelbrot-VHDL
  Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.
  ☆11Updated 12 years ago
• skristiansson / i2s
  i2s core, with support for both transmit and receive
  ☆29Updated 6 years ago
• amaranth-farm / usb2-highspeed-core
  a USB2 highspeed device core, written in amaranth HDL
  ☆46Updated 7 months ago
• MatejGomboc / Verilog-I2S-Transciever
  I2S transciever implemented in Verilog HDL
  ☆30Updated 7 years ago
• YetAnotherElectronicsChannel / FPGA-Class-D-Amplifier
  ☆60Updated 4 years ago
• Digilent / Pmod-I2S2
  ☆45Updated last year
• pecostm32 / Anlogic_AL3-10_Analyzing
  An attempt to reverse engineer a bitstream made for an AL3-10 FPGA
  ☆14Updated 2 years ago
• MauererM / VIIRF
  Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…
  ☆20Updated 6 years ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆113Updated 4 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆87Updated 7 months ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆96Updated 8 years ago
• delhatch / VGA_mem_mapped
  Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.
  ☆15Updated 7 years ago
• rubinsteina13 / SV_I2S_RX_CORE
  Synthesizable SystemVerilog IP-Core of the I2S Receiver
  ☆10Updated 4 years ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆25Updated 5 years ago
• salcanmor / SRAM-tester-for-Cmod-A7-35T
  Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T
  ☆18Updated 6 years ago
• briansune / Delta-Sigma-DAC-Verilog
  Delta Sigma DAC FPGA
  ☆37Updated 2 months ago
• ChinaQMTECH / QM_XC7A100T_WUKONG_BOARD
  ☆35Updated last year
• tirfil / VhdI2CSlave
  I2C Slave Interface (Vhdl)
  ☆23Updated 3 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆63Updated 3 years ago
• ultraembedded / minispartan6-audio
  miniSpartan6+ (Spartan6) FPGA based MP3 Player
  ☆27Updated 5 years ago