ZipCPU / zipversaLinks
A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
☆17Updated 6 years ago
Alternatives and similar repositories for zipversa
Users that are interested in zipversa are comparing it to the libraries listed below
Sorting:
- A Verilog Synthesis Regression Test☆37Updated 2 weeks ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Updated 6 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Updated last month
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Yosys Plugins☆22Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- ☆61Updated 2 years ago
- A collection of SPI related cores☆21Updated last year
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- RISC-V processor☆32Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- a playground for xilinx zynq fpga experiments☆49Updated 7 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37Updated 3 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- A bit-serial CPU☆19Updated 6 years ago
- SPI core☆14Updated 6 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago