A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
☆17Nov 19, 2019Updated 6 years ago
Alternatives and similar repositories for zipversa
Users that are interested in zipversa are comparing it to the libraries listed below
Sorting:
- Verified vector clocks, with Coq!☆14Dec 15, 2013Updated 12 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Emacs Verilog Tree-sitter Major-mode☆11Feb 25, 2026Updated 3 weeks ago
- Tiny C library for inter-thread/process communication via channels. Linux-only.☆12Feb 21, 2016Updated 10 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- ~ Implementation of LSTM ANN in FPGA with VHDL☆10Oct 7, 2019Updated 6 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- Automates the build of pkgsrc binary packages in a sandbox☆15Mar 14, 2022Updated 4 years ago
- Adversarial driving simulator for testing safety validation algorithms☆15Jun 13, 2021Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated 2 weeks ago
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- ☆17Oct 9, 2023Updated 2 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- Ideas for P4 Projects.☆15Sep 18, 2024Updated last year
- ☆15Jun 7, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- This repository contain source code for ngspice and ghdl integration☆34Feb 25, 2026Updated 3 weeks ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆13Mar 28, 2022Updated 3 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- fpga.el - FPGA & ASIC Utils for Emacs☆21Nov 19, 2025Updated 4 months ago
- learn-P4-by-examples: P4 examples with Chinese documents.☆14Oct 25, 2019Updated 6 years ago
- ☆12May 27, 2024Updated last year
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆18Dec 18, 2025Updated 3 months ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- A Python parser combinator and formatter combinator library that's fast, easy to use, and provides informative error messages☆37Dec 9, 2022Updated 3 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Situation Coverage-based AV-Testing Framework in CALRA☆14Mar 30, 2023Updated 2 years ago
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆13Nov 1, 2025Updated 4 months ago
- A browser extension to block unencrypted web traffic for added security.☆18May 27, 2015Updated 10 years ago
- Lua sljit library☆10Jan 13, 2016Updated 10 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago