ZipCPU / zipversaLinks
A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
☆17Updated 6 years ago
Alternatives and similar repositories for zipversa
Users that are interested in zipversa are comparing it to the libraries listed below
Sorting:
- A Verilog Synthesis Regression Test☆37Updated last week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- RISC-V processor☆32Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Updated 6 years ago
- SPI core☆14Updated 6 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- OpenFPGA☆34Updated 7 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Updated 10 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 weeks ago
- ☆61Updated 2 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Yosys Plugins☆22Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- A bit-serial CPU☆19Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Updated 10 years ago
- Yet Another VHDL tool☆30Updated 8 years ago