☆18Apr 14, 2023Updated 3 years ago
Alternatives and similar repositories for AXU9EG_AXU15EG
Users that are interested in AXU9EG_AXU15EG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI4-Stream FIR filter IP☆20Nov 4, 2022Updated 4 years ago
- Project Trellis database☆16Oct 12, 2026Updated 3 weeks ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 3 months ago
- An open-source resistive random access memory (RRAM) compiler based on OpenRAM.☆11Nov 21, 2020Updated 5 years ago
- User-space C driver for Joulescope™ products☆15Oct 27, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Sayers Engine is a simple visualization engine based on openGL, MikuMikuDance and MikuMiku Editor.☆13Feb 27, 2016Updated 10 years ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- TM1637 C library for STM8 MCUs☆11Jun 4, 2018Updated 8 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆18Mar 19, 2026Updated 7 months ago
- The 3D-Footprints for Part-DB☆13Oct 28, 2017Updated 9 years ago
- Prototype phase noise analyzer☆23Nov 28, 2020Updated 5 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Mirror of https://openbeagle.org/pocketbeagle/pocketbeagle-2☆15Jun 26, 2025Updated last year
- Unityでデスクトップマスコットを作る際のフレームワーク、軽量にしたつもり☆11Sep 9, 2020Updated 6 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆11Jan 18, 2022Updated 4 years ago
- ☆10Apr 10, 2022Updated 4 years ago
- 这里汇总了我在学习道路上的文档、代码、文件或推文。This is a collection of documents, code, files, or articles written by me.☆15Apr 26, 2026Updated 6 months ago
- Must-have verilog systemverilog modules☆40May 1, 2022Updated 4 years ago
- ☆13Aug 5, 2026Updated 3 months ago
- CS5660 Signal and Image Processing Fall 2013☆12Nov 18, 2013Updated 12 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆15Jan 8, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 4 years ago
- The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…☆18Sep 3, 2024Updated 2 years ago
- QC Study Group Github Repository☆13Dec 15, 2020Updated 5 years ago
- FU-net: Multi-class Image Segmentation using Feedback Weighted U-net☆12Apr 3, 2023Updated 3 years ago
- Low cost 10V transfer standard☆20Aug 6, 2022Updated 4 years ago
- Open source Traffic Collision Avoidance System☆12Jan 25, 2015Updated 11 years ago
- A basic decoder for K1JT's WSPR mode written in C.☆12May 9, 2015Updated 11 years ago
- ☆11Sep 25, 2025Updated last year
- ☆13Sep 14, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Self-host ChatGPT with GPT3.5/GPT4 using your own API key☆13May 19, 2024Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆130Oct 26, 2026Updated last week
- ☆18Mar 28, 2026Updated 7 months ago
- Hardware Accelerators on FPGA for Computer Vision Applications☆16Dec 16, 2025Updated 10 months ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- A simple adder implementation and verification using UVM 1.2☆11Nov 19, 2019Updated 6 years ago