isabekov / fireprog
A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter
☆16Updated 4 years ago
Alternatives and similar repositories for fireprog:
Users that are interested in fireprog are comparing it to the libraries listed below
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆23Updated 3 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆59Updated 4 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆13Updated 6 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆28Updated 4 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12Updated 9 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Various JTAG boundary scan tools☆34Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Freecores website☆19Updated 8 years ago
- Automatically exported from code.google.com/p/playtag☆10Updated 2 years ago
- USB capture IP☆20Updated 4 years ago
- turbo 8051☆28Updated 7 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆42Updated 5 years ago
- AVR Core☆12Updated 10 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆25Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Simple RS232 UART☆12Updated 8 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- USB-Blaster instance on CH55x MCU.☆47Updated 5 years ago
- AGM bitstream utilities and decoded files from Supra☆41Updated 10 months ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 5 years ago
- ☆23Updated 4 years ago
- ECP5 FPGA DEV BOARD☆9Updated 3 years ago
- Gateware for USB2Sniffer☆25Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago