mara-kr / GBALinks
GameBoy Advance Zedboard Implementation
☆18Updated 8 years ago
Alternatives and similar repositories for GBA
Users that are interested in GBA are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- Verilog Driver for the ILI9341 TFT Module☆24Updated 3 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆39Updated last year
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆33Updated 8 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆47Updated last year
- ice40 UltraPlus demos☆23Updated 5 years ago
- The PS-FPGA project (top level)☆25Updated 4 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Intel Quartus Prime Synthesis Engine for Docker☆52Updated last year
- Test for video output using the ADV7513 chip on a de10 nano board☆55Updated 6 years ago
- ☆16Updated 9 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆83Updated 3 years ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 4 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- FPGA examples for 8bitworkshop.com☆28Updated 6 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆46Updated last month
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 6 years ago
- Portable HyperRAM controller☆60Updated 11 months ago
- Master-thesis-final☆19Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆20Updated 3 years ago
- ☆101Updated 2 years ago
- NES in Verilog☆200Updated 3 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 7 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Updated 5 years ago