mara-kr / GBA
GameBoy Advance Zedboard Implementation
☆15Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for GBA
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- The PS-FPGA project (top level)☆23Updated 3 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆21Updated 2 years ago
- ☆27Updated 8 years ago
- A complete HDMI transmitter implementation in VHDL☆19Updated last week
- Gate array reverse engineering☆20Updated 2 weeks ago
- Verilog VPI VGA Simulator using SDL☆12Updated 9 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆61Updated 2 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- ice40 UltraPlus demos☆23Updated 4 years ago
- ☆19Updated 3 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆34Updated last month
- Waveform Generator☆11Updated 2 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆15Updated last year
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆41Updated 10 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 2 years ago
- A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way☆36Updated 3 months ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- HDMI interface for GameBoy DMG☆107Updated 11 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆34Updated 3 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 12 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Portable HyperRAM controller☆48Updated last month
- FPGA examples for 8bitworkshop.com☆28Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆22Updated 4 months ago