This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆25Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 4 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- FPGA☆129Apr 1, 2020Updated 6 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- image processing based FPGA☆119Sep 2, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- kintex7 ov13850 fpga mipi camera☆21Dec 2, 2025Updated 5 months ago
- 新一代北斗卫星导航信号监测接收机仿真代码☆14May 17, 2016Updated 9 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- EE 287 2012 Fall☆33Mar 11, 2013Updated 13 years ago
- ROS/ROS2 driver for SwiftNav Duro Inertial GPS / GNSS receivers☆17Nov 26, 2024Updated last year
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OPI5 open micro desk design.☆13Mar 6, 2023Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Apr 20, 2026Updated 2 weeks ago
- ☆31Jun 8, 2022Updated 3 years ago
- ☆13Mar 5, 2020Updated 6 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 10 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Spiking Neuron Network Project in Verilog Implementation☆26Apr 5, 2018Updated 8 years ago
- A simple http server to cache specific eth rpc requests in memory.☆16Aug 11, 2025Updated 8 months ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A c++ program to convert regular expression into Non-deterministic finite automata (NFA) using Thompson's construction.☆13Jul 28, 2018Updated 7 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- 上位机软件与下位机FPGA采集卡实现UDP通信，接收发送的正弦波信号帧，并保存到本地文件☆14Apr 27, 2022Updated 4 years ago
- A quick Python 3 port of the FAdo Project☆14Mar 29, 2018Updated 8 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- 使用Python编程语言，基于tensorflow框架，采用AlexNet、LeNet、VGG、GooleNet、ZFNet和ResNet对1320张膀胱肿瘤图片进行训练，并在最终的170张测试集图片上测试得分，通过这次项目经历，强化对深度学习中计算机视觉领域主流框架的掌握…☆10Mar 25, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A RISC-V CPU implementation☆16Apr 9, 2020Updated 6 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 9 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Apr 19, 2026Updated 2 weeks ago
- ☆22Sep 16, 2021Updated 4 years ago
- A device to control AXIOM cameras.☆33Apr 5, 2026Updated 3 weeks ago
- ☆22Apr 28, 2025Updated last year