suisuisi/Accelerating-CNN-with-FPGA external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

suisuisi/Accelerating-CNN-with-FPGA

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/suisuisi/Accelerating-CNN-with-FPGA)

Close

suisuisi / Accelerating-CNN-with-FPGAView on GitHubMore

• External links
• Readme badge

This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.

☆25Dec 10, 2019Updated 6 years ago

Alternatives and similar repositories for Accelerating-CNN-with-FPGA

Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• suisuisi / FPGAandStudy

  View on GitHub
  帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目
  ☆37Apr 17, 2022Updated 4 years ago
• suisuisi / 8b10b_encdec

  View on GitHub
  8b10b Encoder/Decoder
  ☆13Jul 17, 2014Updated 12 years ago
• suisuisi / FPGA

  View on GitHub
  FPGA
  ☆132Apr 1, 2020Updated 6 years ago
• suisuisi / AXI4-Stream-FIR-filter

  View on GitHub
  AXI4-Stream FIR filter IP
  ☆20Nov 4, 2022Updated 3 years ago
• suisuisi / FPGAandImage

  View on GitHub
  image processing based FPGA
  ☆120Sep 2, 2021Updated 5 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• suisuisi / basic_systemverilog

  View on GitHub
  Must-have verilog systemverilog modules
  ☆39May 1, 2022Updated 4 years ago
• suisuisi / FPGA_Library

  View on GitHub
  Vivado诸多IP，包括图像处理等
  ☆233Jul 28, 2024Updated 2 years ago
• briansune / Kintex-7-OV13850-Verilog

  View on GitHub
  kintex7 ov13850 fpga mipi camera
  ☆22Dec 2, 2025Updated 9 months ago
• suisuisi / FPGAandCNN

  View on GitHub
  基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
  ☆372May 2, 2023Updated 3 years ago
• fpgasystems / erbium

  View on GitHub
  Business Rule Engine Hardware Accelerator
  ☆15Jun 18, 2020Updated 6 years ago
• linfenghuaster / Regex-FPGA

  View on GitHub
  Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.
  ☆13Nov 24, 2017Updated 8 years ago
• freecores / udp_ip_stack

  View on GitHub
  1G eth UDP / IP Stack
  ☆10Jul 17, 2014Updated 12 years ago
• necst / cicero

  View on GitHub
  An accelerator to which you can offload RE matching
  ☆14Dec 22, 2024Updated last year
• szenergy / duro_gps_driver

  View on GitHub
  ROS/ROS2 driver for SwiftNav Duro Inertial GPS / GNSS receivers
  ☆17Jun 15, 2026Updated 2 months ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• vlsi1217 / ASIC

  View on GitHub
  EE 287 2012 Fall
  ☆34Mar 11, 2013Updated 13 years ago
• hsieh672 / SNN-Accelerator

  View on GitHub
  A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…
  ☆17Sep 9, 2023Updated 2 years ago
• m-spr / RCEHDC

  View on GitHub
  An automated HDC platform
  ☆11Mar 16, 2026Updated 5 months ago
• teslamotors / go

  View on GitHub
  The Go programming language
  ☆15Aug 27, 2018Updated 8 years ago
• berin-aquaquad / orange-pi-5

  View on GitHub
  OPI5 open micro desk design.
  ☆13Mar 6, 2023Updated 3 years ago
• PacoReinaCampo / MPSoC-NTM

  View on GitHub
  Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV
  ☆12Aug 9, 2026Updated 3 weeks ago
• jomonkjoy / Tri-Mode-Ethernet-MAC-10-100-1000-

  View on GitHub
  Ethernet-MAC System verilog
  ☆12May 28, 2018Updated 8 years ago
• ted-xie / REAPR

  View on GitHub
  REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…
  ☆16Jun 29, 2019Updated 7 years ago
• atulrulers / Regx_to_Nfa

  View on GitHub
  A c++ program to convert regular expression into Non-deterministic finite automata (NFA) using Thompson's construction.
  ☆13Jul 28, 2018Updated 8 years ago
• Deploy open-source AI quickly and easily - Special Bonus Offer • Ad
  Runpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
• knamdar / data

  View on GitHub
  ☆13Mar 5, 2020Updated 6 years ago
• ultraembedded / minispartan6

  View on GitHub
  Projects for the Scarab Minispartan6+ FPGA board
  ☆14Jun 20, 2015Updated 11 years ago
• WayneGong / Verilog_Module

  View on GitHub
  常用Verilog模块
  ☆21Mar 3, 2020Updated 6 years ago
• jeshraghian / snn-accelerator

  View on GitHub
  ☆33Jun 8, 2022Updated 4 years ago
• woairong / 4C2019_Automatic-detection-algorithm-of-bladder-tumor-based-on-MRI

  View on GitHub
  使用Python编程语言，基于tensorflow框架，采用AlexNet、LeNet、VGG、GooleNet、ZFNet和ResNet对1320张膀胱肿瘤图片进行训练，并在最终的170张测试集图片上测试得分，通过这次项目经历，强化对深度学习中计算机视觉领域主流框架的掌握…
  ☆10Mar 25, 2020Updated 6 years ago
• CospanDesign / nysa-sdio-device

  View on GitHub
  SDIO Device Verilog Core
  ☆25Jul 25, 2018Updated 8 years ago
• yucanliu / VLSI_SNN

  View on GitHub
  A Spiking Neuron Network Project in Verilog Implementation
  ☆28Apr 5, 2018Updated 8 years ago
• jrmoserbaltimore / risc-v-cpu-asynchronous

  View on GitHub
  A RISC-V CPU implementation
  ☆17Apr 9, 2020Updated 6 years ago
• suisuisi / FPGAandUSB3.0

  View on GitHub
  FPGA和USB3.0桥片实现USB3.0通信
  ☆91Nov 26, 2021Updated 4 years ago
• Proton VPN Special Offer - Get 70% off • Ad
  Special partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
• whc2uestc / BD3_FPGA

  View on GitHub
  新一代北斗卫星导航监测接收机的FPGA实现
  ☆31May 17, 2016Updated 10 years ago
• doitdodo / FPGA_Spiking_NN

  View on GitHub
  CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers
  ☆25Feb 9, 2020Updated 6 years ago
• iis-eth-zurich / hd_dvs

  View on GitHub
  Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing
  ☆13Jul 9, 2020Updated 6 years ago
• suisuisi / EBAZ4205

  View on GitHub
  EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.
  ☆10Jan 18, 2022Updated 4 years ago
• oguzkaran / Java-Aug-2023

  View on GitHub
  Java-Aug-2023
  ☆17Jul 30, 2025Updated last year
• PacoReinaCampo / PU-RISCV

  View on GitHub
  Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
  ☆20Aug 9, 2026Updated 3 weeks ago
• eepro-bt / documents

  View on GitHub
  文档编写
  ☆14Sep 19, 2020Updated 5 years ago