This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆25Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below
Sorting:
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 3 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- image processing based FPGA☆115Sep 2, 2021Updated 4 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆11Sep 7, 2024Updated last year
- kintex7 ov13850 fpga mipi camera☆20Dec 2, 2025Updated 3 months ago
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- An automated HDC platform☆11Updated this week
- A Spiking Neuron Network Project in Verilog Implementation☆26Apr 5, 2018Updated 7 years ago
- ☆30Jun 8, 2022Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- EE 287 2012 Fall☆32Mar 11, 2013Updated 12 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆53Jul 4, 2015Updated 10 years ago
- 使用Python编程语言，基于tensorflow框架，采用AlexNet、LeNet、VGG、GooleNet、ZFNet和ResNet对1320张膀胱肿瘤图片进行训练，并在最终的170张测试集图片上测试得分，通过这次项目经历，强化对深度学习中计算机视觉领域主流框架的掌握…☆10Mar 25, 2020Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- DEPRECATED in favour of https://github.com/BabbleSim/ext_NRF_hw_models☆10Oct 21, 2024Updated last year
- 计算机组成原理课程设计内容，设计一个兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水结构），并增加IO模块（人机交互式），解决数据依赖问题☆12Jun 24, 2020Updated 5 years ago
- Peripheral Interface of FPGA☆42Jun 13, 2021Updated 4 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- JavaScript preprocessor & autobuild tool☆20Jul 31, 2012Updated 13 years ago
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- ☆10Apr 21, 2025Updated 10 months ago
- BabbleSim base/common components. Any BabbleSim user will want some of these.☆17Feb 23, 2026Updated last week
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- A flutter package☆15Aug 7, 2022Updated 3 years ago
- ☆10May 4, 2023Updated 2 years ago
- Supports Banana Pi BPI-W3-BSP☆10Mar 1, 2023Updated 3 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Parallel Tracking and Multiple Mapping☆14Jan 2, 2012Updated 14 years ago
- Polished example scripts for controlling Tektronix equipment using VISA☆13Mar 21, 2018Updated 7 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- Image processing DSL implemented in C-Mera☆10Dec 12, 2016Updated 9 years ago