suisuisi / Accelerating-CNN-with-FPGA
This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆18Updated 5 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA:
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆32Updated 2 years ago
- image processing based FPGA☆100Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- FPGAandLAN☆24Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆60Updated 3 years ago
- 视频旋转（2019FPGA大赛）☆31Updated 4 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- fpga跑sobel识别算法☆27Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- SDRAM controller with AXI4 interface☆87Updated 5 years ago
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆82Updated 7 years ago
- FPGA☆120Updated 4 years ago
- Cortex M0 based SoC☆72Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- ☆35Updated 9 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Gigabit Ethernet UDP communication driver☆72Updated 5 years ago
- Must-have verilog systemverilog modules☆30Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆58Updated 6 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆109Updated last year
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago