suisuisi / Accelerating-CNN-with-FPGA
This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆20Updated 5 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA:
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 8 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆34Updated 2 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆46Updated 4 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 6 years ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- image processing based FPGA☆103Updated 3 years ago
- fpga跑sobel识别算法☆29Updated 4 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- FPGAandLAN☆25Updated 3 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- ☆33Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- Implementation of the PCIe physical layer☆37Updated 2 months ago