This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆25Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 4 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- image processing based FPGA☆119Sep 2, 2021Updated 4 years ago
- Must-have verilog systemverilog modules☆39May 1, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- kintex7 ov13850 fpga mipi camera☆21Dec 2, 2025Updated 6 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆371May 2, 2023Updated 3 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 11 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- 新一代北斗卫星导航信号监测接收机仿真代码☆14May 17, 2016Updated 10 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- ROS/ROS2 driver for SwiftNav Duro Inertial GPS / GNSS receivers☆17Nov 26, 2024Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- OPI5 open micro desk design.☆13Mar 6, 2023Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12May 29, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆31Jun 8, 2022Updated 4 years ago
- ☆13Mar 5, 2020Updated 6 years ago
- 常用Verilog模块☆20Mar 3, 2020Updated 6 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 10 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 2 months ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- A simple http server to cache specific eth rpc requests in memory.☆16Aug 11, 2025Updated 10 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆27Apr 5, 2018Updated 8 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A c++ program to convert regular expression into Non-deterministic finite automata (NFA) using Thompson's construction.☆13Jul 28, 2018Updated 7 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆89Nov 26, 2021Updated 4 years ago
- A quick Python 3 port of the FAdo Project☆14Mar 29, 2018Updated 8 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago