suisuisi / Accelerating-CNN-with-FPGALinks
This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆24Updated 6 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below
Sorting:
- AHB DMA 32 / 64 bits☆57Updated 11 years ago
- image processing based FPGA☆115Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆70Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- 文档编写☆13Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆35Updated last year
- Integration of SIFT and LES Algorithms☆14Updated last year
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆37Updated 3 years ago
- FPGA☆126Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆96Updated 8 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- ☆38Updated 10 years ago
- CNN accelerator implemented with Spinal HDL☆156Updated last year
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆54Updated 7 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated last year
- AXI总线连接器☆105Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- AXI Interconnect☆54Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆81Updated 4 years ago