This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆25Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆12Sep 7, 2024Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 3 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- FPGA☆129Apr 1, 2020Updated 5 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- image processing based FPGA☆118Sep 2, 2021Updated 4 years ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- kintex7 ov13850 fpga mipi camera☆21Dec 2, 2025Updated 3 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆368May 2, 2023Updated 2 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- 新一代北斗卫星导航信号监测接收机仿真代码☆14May 17, 2016Updated 9 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- EE 287 2012 Fall☆32Mar 11, 2013Updated 13 years ago
- ROS/ROS2 driver for SwiftNav Duro Inertial GPS / GNSS receivers☆17Nov 26, 2024Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- OPI5 open micro desk design.☆13Mar 6, 2023Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- ☆30Jun 8, 2022Updated 3 years ago
- 常用Verilog模块☆20Mar 3, 2020Updated 6 years ago
- An automated HDC platform☆11Mar 16, 2026Updated last week
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆26Apr 5, 2018Updated 7 years ago
- A simple http server to cache specific eth rpc requests in memory.☆16Aug 11, 2025Updated 7 months ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- 上位机软件与下位机FPGA采集卡实现UDP通信，接收发送的正弦波信号帧，并保存到本地文件☆13Apr 27, 2022Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- A quick Python 3 port of the FAdo Project☆14Mar 29, 2018Updated 7 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆86Nov 26, 2021Updated 4 years ago
- 使用Python编程语言，基于tensorflow框架，采用AlexNet、LeNet、VGG、GooleNet、ZFNet和ResNet对1320张膀胱肿瘤图片进行训练，并在最终的170张测试集图片上测试得分，通过这次项目经历，强化对深度学习中计算机视觉领域主流框架的掌握…☆10Mar 25, 2020Updated 5 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 9 years ago
- ☆30Jul 9, 2025Updated 8 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- A device to control AXIOM cameras.☆33Mar 8, 2026Updated 2 weeks ago
- ☆22Apr 28, 2025Updated 10 months ago
- An experimental CPU design☆14Feb 9, 2020Updated 6 years ago