suisuisi / Accelerating-CNN-with-FPGA
This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆18Updated 5 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA:
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆32Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 7 years ago
- Interface Protocol in Verilog☆48Updated 5 years ago
- FPGAandLAN☆24Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆57Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆60Updated 4 years ago
- ☆35Updated 9 years ago
- Must-have verilog systemverilog modules☆28Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Cortex M0 based SoC☆70Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆28Updated last year
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆28Updated 3 years ago
- SDRAM controller with AXI4 interface☆82Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆54Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- image processing based FPGA☆100Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆46Updated 2 years ago
- fpga跑sobel识别算法☆27Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆117Updated 11 months ago
- Implementation of the PCIe physical layer☆32Updated this week