suisuisi / Accelerating-CNN-with-FPGALinks
This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
☆22Updated 5 years ago
Alternatives and similar repositories for Accelerating-CNN-with-FPGA
Users that are interested in Accelerating-CNN-with-FPGA are comparing it to the libraries listed below
Sorting:
- 学习AXI接口，以及xilinx DDR3 IP使用☆37Updated 8 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆34Updated 3 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆48Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- image processing based FPGA☆108Updated 3 years ago
- 视频旋转（2019FPGA大赛）☆34Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- fpga跑sobel识别算法☆36Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 文档编写☆13Updated 4 years ago
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆92Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 4 years ago
- FPGAandLAN☆26Updated 4 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- Integration of SIFT and LES Algorithms☆12Updated last year
- Cortex M0 based SoC☆73Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago