A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration
☆36May 19, 2022Updated 3 years ago
Alternatives and similar repositories for XB-Sim
Users that are interested in XB-Sim are comparing it to the libraries listed below
Sorting:
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 7 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆43Oct 30, 2019Updated 6 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆196Mar 26, 2025Updated 11 months ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆134Aug 27, 2018Updated 7 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆78Oct 10, 2022Updated 3 years ago
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- memristor 1T1R array based CNN and ConvLSTM☆70Jul 9, 2019Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆33Aug 13, 2024Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆25Sep 18, 2025Updated 5 months ago
- ☆33Dec 11, 2025Updated 2 months ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Dec 12, 2019Updated 6 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆180May 13, 2024Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Apr 17, 2023Updated 2 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Mar 9, 2025Updated 11 months ago
- ☆40Jun 30, 2025Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Apr 9, 2019Updated 6 years ago
- ☆28Aug 4, 2025Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Sep 15, 2022Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆135May 1, 2019Updated 6 years ago
- ☆24Apr 20, 2024Updated last year
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 7 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆17Dec 23, 2025Updated 2 months ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Jun 1, 2021Updated 4 years ago
- A simulator for RRAM-based neural processor engine.☆35Mar 6, 2018Updated 7 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 8 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago