☆19Jul 25, 2018Updated 8 years ago
Alternatives and similar repositories for sdio-device
Users that are interested in sdio-device are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆139Sep 14, 2023Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 3 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- Tools and notes how to use the Cortex-M0 MCU core on the Rockchip rk3506☆44Mar 28, 2026Updated 6 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- riscv uclinux☆15Aug 9, 2019Updated 7 years ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 5 years ago
- ☆15Dec 13, 2022Updated 3 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆47May 26, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Token ring communication protocol for low-cost, low-power embedded devices communicating over UART☆15May 3, 2018Updated 8 years ago
- Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆37Feb 21, 2014Updated 12 years ago
- ☆43Apr 2, 2021Updated 5 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- lightweight CMSIS-DAP implementation☆19Jan 1, 2020Updated 6 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆48Jan 15, 2024Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Read the data of an SFP(+)-module and print it pretty☆40Aug 1, 2015Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- USB HID device support for embedded devices☆14Feb 2, 2020Updated 6 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆96Jan 14, 2026Updated 8 months ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- ☆47Aug 23, 2023Updated 3 years ago
- SSD1309 driver for use with embedded_hal and (optionally) embedded_graphics☆14May 7, 2024Updated 2 years ago
- Gentoo kernel automated☆22Jun 18, 2026Updated 3 months ago
- Hands is a process controller used to control the execution and return strategies of multiple goroutines.☆10Aug 26, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- IEEE1588v2 Precision Time Protocol implementation☆13Jun 21, 2021Updated 5 years ago
- My FreeBSD implementation of archey-like terminal system info display utility.☆21Apr 10, 2017Updated 9 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 4 years ago
- A portable kernel written in Rust.☆16Feb 13, 2024Updated 2 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago