☆19Jul 25, 2018Updated 8 years ago
Alternatives and similar repositories for sdio-device
Users that are interested in sdio-device are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago
- ☆11Mar 11, 2022Updated 4 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆137Sep 14, 2023Updated 2 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Dec 14, 2023Updated 2 years ago
- An example Windows 10 UMDF driver for the sole purpose of sending MMIO to BAR regions of an FPGA☆21May 4, 2018Updated 8 years ago
- Various JTAG boundary scan tools☆37Dec 1, 2020Updated 5 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- riscv uclinux☆15Aug 9, 2019Updated 7 years ago
- Add ser2net service to OpenWrt LuCI.☆15Dec 31, 2013Updated 12 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Embedded libc，especially for RISC-V.☆45May 10, 2026Updated 3 months ago
- Package evdev provides input and uinput handling on Linux.☆14Mar 25, 2019Updated 7 years ago
- ☆15Dec 13, 2022Updated 3 years ago
- Utilities to flash Fomu from a Raspberry Pi☆23Jan 26, 2022Updated 4 years ago
- Some embedded knowledge, especially for interview.☆26Dec 23, 2021Updated 4 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆47May 26, 2021Updated 5 years ago
- Token ring communication protocol for low-cost, low-power embedded devices communicating over UART☆15May 3, 2018Updated 8 years ago
- C++ Arduino sketch with quaternion output☆22Jul 3, 2020Updated 6 years ago
- ☆43Apr 2, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Top level of PulseRain M10 RTL design☆16Mar 20, 2018Updated 8 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- ☆18May 24, 2021Updated 5 years ago
- lightweight CMSIS-DAP implementation☆19Jan 1, 2020Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Arduino library for the Seiko Epson RX8025T RTC.☆15Mar 14, 2026Updated 5 months ago
- Read the data of an SFP(+)-module and print it pretty☆38Aug 1, 2015Updated 11 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- USB HID device support for embedded devices☆14Feb 2, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- FPGA core boards / evaluation boards based on CDCTL hardware☆96Jan 14, 2026Updated 7 months ago
- A Claude Code plugin for process management from requirement sorting to delivery☆27Jun 4, 2026Updated 2 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆130Aug 29, 2022Updated 4 years ago
- A CH551 based POV magic bar ;)☆15Dec 16, 2018Updated 7 years ago
- ☆47Aug 23, 2023Updated 3 years ago