☆19Jul 25, 2018Updated 8 years ago
Alternatives and similar repositories for sdio-device
Users that are interested in sdio-device are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago
- ☆11Mar 11, 2022Updated 4 years ago
- A clean rewrite of the Filer file manager for helloSystem, inspired by John Siracusa's descriptions of "Spatial Orientation"☆13Oct 2, 2024Updated last year
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆138Sep 14, 2023Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- Tools and notes how to use the Cortex-M0 MCU core on the Rockchip rk3506☆44Mar 28, 2026Updated 5 months ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- An example Windows 10 UMDF driver for the sole purpose of sending MMIO to BAR regions of an FPGA☆21May 4, 2018Updated 8 years ago
- Various JTAG boundary scan tools☆37Dec 1, 2020Updated 5 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- FPU card for Macintosh Classic II.☆19Mar 4, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- riscv uclinux☆15Aug 9, 2019Updated 7 years ago
- Add ser2net service to OpenWrt LuCI.☆15Dec 31, 2013Updated 12 years ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 5 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆54Apr 23, 2020Updated 6 years ago
- Embedded libc，especially for RISC-V.☆44May 10, 2026Updated 4 months ago
- Package evdev provides input and uinput handling on Linux.☆14Mar 25, 2019Updated 7 years ago
- ☆15Dec 13, 2022Updated 3 years ago
- Utilities to flash Fomu from a Raspberry Pi☆23Jan 26, 2022Updated 4 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆47May 26, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fork of Laurent Pinchart's demo code for dmabuf sharing from v4l2 to DRM.☆20May 10, 2018Updated 8 years ago
- Token ring communication protocol for low-cost, low-power embedded devices communicating over UART☆15May 3, 2018Updated 8 years ago
- C++ Arduino sketch with quaternion output☆22Jul 3, 2020Updated 6 years ago
- Top level of PulseRain M10 RTL design☆16Mar 20, 2018Updated 8 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- lightweight CMSIS-DAP implementation☆19Jan 1, 2020Updated 6 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆47Jan 15, 2024Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆34Updated this week
- Read the data of an SFP(+)-module and print it pretty☆39Aug 1, 2015Updated 11 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- USB HID device support for embedded devices☆14Feb 2, 2020Updated 6 years ago
- A cheap but powerful CH55x BadUSB Cable with SL2.1s USBHUB, which makes the cable usable while executing payload. 廉价但强大，把CH552e和SL2.1s集成在…☆20Nov 23, 2022Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago
- RISCV CPU implementation in SystemVerilog☆32Aug 28, 2026Updated 3 weeks ago