CospanDesign / sdio-device
☆17Updated 6 years ago
Alternatives and similar repositories for sdio-device:
Users that are interested in sdio-device are comparing it to the libraries listed below
- SDIO Device Verilog Core☆22Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆24Updated 3 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆35Updated 6 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated 11 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- turbo 8051☆29Updated 7 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- DisplayPort IP-core☆61Updated 2 weeks ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆86Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated 11 months ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆82Updated 7 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 4 months ago
- ☆43Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago