CospanDesign / sdio-deviceLinks
☆19Updated 6 years ago
Alternatives and similar repositories for sdio-device
Users that are interested in sdio-device are comparing it to the libraries listed below
Sorting:
- SDIO Device Verilog Core☆22Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- turbo 8051☆29Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- AGM bitstream utilities and decoded files from Supra☆43Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- USB serial device (CDC-ACM)☆39Updated 5 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆25Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆24Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- ☆46Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Nitro USB FPGA core☆85Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 7 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago