☆19Jul 25, 2018Updated 7 years ago
Alternatives and similar repositories for sdio-device
Users that are interested in sdio-device are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- A clean rewrite of the Filer file manager for helloSystem, inspired by John Siracusa's descriptions of "Spatial Orientation"☆13Oct 2, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆25Feb 24, 2026Updated 2 months ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆136Sep 14, 2023Updated 2 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- download from opencores.org☆16May 4, 2018Updated 8 years ago
- riscv uclinux☆15Aug 9, 2019Updated 6 years ago
- Add ser2net service to OpenWrt LuCI.☆15Dec 31, 2013Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- Embedded libc，especially for RISC-V.☆43May 10, 2026Updated last week
- Top level of PulseRain M10 RTL design☆16Mar 20, 2018Updated 8 years ago
- ☆43Apr 2, 2021Updated 5 years ago
- Token ring communication protocol for low-cost, low-power embedded devices communicating over UART☆17May 3, 2018Updated 8 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆95Jan 14, 2026Updated 4 months ago
- Arduino library for the Seiko Epson RX8025T RTC.☆14Mar 14, 2026Updated 2 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- USB HID device support for embedded devices☆14Feb 2, 2020Updated 6 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆46Aug 18, 2014Updated 11 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆129Aug 29, 2022Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated 2 months ago
- A CH551 based POV magic bar ;)☆15Dec 16, 2018Updated 7 years ago
- Read the data of an SFP(+)-module and print it pretty☆37Aug 1, 2015Updated 10 years ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆36Nov 8, 2021Updated 4 years ago
- SSD1309 driver for use with embedded_hal and (optionally) embedded_graphics☆14May 7, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Direct Python interface to Altera SLD Mega-function☆20Apr 26, 2014Updated 12 years ago
- Endianness trait with derive procedural macro.☆12Dec 31, 2022Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- A portable kernel written in Rust.☆16Feb 13, 2024Updated 2 years ago
- npm801☆15Jun 29, 2018Updated 7 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago