CospanDesign / sdio-deviceLinks
☆19Updated 7 years ago
Alternatives and similar repositories for sdio-device
Users that are interested in sdio-device are comparing it to the libraries listed below
Sorting:
- AGM bitstream utilities and decoded files from Supra☆44Updated last month
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆27Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆61Updated 2 months ago
- turbo 8051☆29Updated 8 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆84Updated 8 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆25Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Portable HyperRAM controller☆59Updated 9 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year