VHDL grammar for tree-sitter
☆32Dec 20, 2023Updated 2 years ago
Alternatives and similar repositories for tree-sitter-vhdl
Users that are interested in tree-sitter-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A VHDL parser for syntax highlighting.☆26Oct 24, 2026Updated last week
- VHDL related news.☆27Updated this week
- ☆33Jul 15, 2026Updated 3 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Language server based on ghdl☆104Aug 1, 2026Updated 3 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- ☆17Apr 20, 2023Updated 3 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- VHDL formatter web online written in typescript☆59Jan 6, 2023Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆16Feb 20, 2020Updated 6 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- ☆20May 5, 2020Updated 6 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 6 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- sample VCD files☆43Oct 13, 2026Updated 3 weeks ago
- Style guide enforcement for VHDL☆256Sep 6, 2026Updated 2 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- An abstract language model of VHDL written in Python.☆66Updated this week
- A fast VHDL language server and analysis library written in Rust☆516Updated this week
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated 2 weeks ago
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month