alemuller / tree-sitter-vhdlView external linksLinks
VHDL grammar for tree-sitter
☆32Dec 20, 2023Updated 2 years ago
Alternatives and similar repositories for tree-sitter-vhdl
Users that are interested in tree-sitter-vhdl are comparing it to the libraries listed below
Sorting:
- VHDL related news.☆27Updated this week
- ☆33Apr 30, 2023Updated 2 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- A VHDL parser for syntax highlighting.☆21Feb 8, 2026Updated last week
- ☆20May 5, 2020Updated 5 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆19Feb 27, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 5 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆63Nov 7, 2025Updated 3 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 5 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- VHDL formatter web online written in typescript☆57Jan 6, 2023Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- ☆25Apr 4, 2025Updated 10 months ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 9, 2026Updated last week
- sample VCD files☆42Updated this week
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated last month
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago