VHDL grammar for tree-sitter
☆32Dec 20, 2023Updated 2 years ago
Alternatives and similar repositories for tree-sitter-vhdl
Users that are interested in tree-sitter-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL related news.☆27Updated this week
- ☆33Jun 2, 2026Updated 2 weeks ago
- A VHDL parser for syntax highlighting.☆23Jun 6, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 10 months ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- Language server based on ghdl☆103Jun 3, 2026Updated 2 weeks ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆68Jun 11, 2026Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- ☆20May 5, 2020Updated 6 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDL formatter web online written in typescript☆58Jan 6, 2023Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- sample VCD files☆44Feb 13, 2026Updated 4 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 8 months ago
- ☆16Apr 20, 2023Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- A fast VHDL language server and analysis library written in Rust☆494Updated this week
- hardware library for hwt (= ipcore repo)☆44May 30, 2026Updated 2 weeks ago
- ☆27Mar 17, 2026Updated 3 months ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 11 months ago
- An abstract language model of VHDL written in Python.☆64May 11, 2026Updated last month