forflo / yodl
A VHDL frontend for Yosys
☆103Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for yodl
- A wishbone controlled scope for FPGA's☆73Updated 10 months ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- ☆58Updated last year
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆76Updated 4 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- public domain tools for FPGAs☆326Updated 7 years ago
- A utility for Composing FPGA designs from Peripherals☆169Updated 10 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆92Updated 2 years ago
- ☆107Updated 3 years ago
- Open FPGA tools☆257Updated 4 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆311Updated last month
- A collection of MyHDL cores and tools for complex digital circuit design☆85Updated 5 years ago
- A 32-bit RISC-V processor for mriscv project☆56Updated 7 years ago
- VHDL library 4 FPGAs☆169Updated this week
- LatticeMico32 soft processor☆102Updated 10 years ago
- FuseSoC standard core library☆115Updated last month
- Place and route tool for FPGAs☆414Updated 5 years ago
- Streaming based VHDL parser.☆81Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- Public examples of ICE40 HX8K examples using Icestorm☆104Updated last year
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- LIB:Library for interacting with an FPGA over USB☆82Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- ☆76Updated 8 months ago
- ☆121Updated last year
- Core description files for FuseSoC☆123Updated 4 years ago
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- HDL symbol generator☆185Updated last year
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago