forflo/yodl external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

forflo/yodl

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/forflo/yodl)

Close

forflo / yodlView on GitHubMore

• External links
• Readme badge

A VHDL frontend for Yosys

☆104Feb 27, 2017Updated 9 years ago

Alternatives and similar repositories for yodl

Users that are interested in yodl are comparing it to the libraries listed below

• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• YosysHQ / yosys-plugins

  View on GitHub
  Yosys Plugins
  ☆22Jul 16, 2019Updated 6 years ago
• ghdl / ghdl-yosys-plugin

  View on GitHub
  VHDL synthesis (based on ghdl)
  ☆356Jan 11, 2026Updated last month
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• ArcaneNibble / KinglerPAR

  View on GitHub
  Next-Generation FPGA Place-and-Route
  ☆10Aug 1, 2018Updated 7 years ago
• NJDFan / register-maps

  View on GitHub
  Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.
  ☆13Sep 22, 2025Updated 5 months ago
• cliffordwolf / icotools

  View on GitHub
  Tools and Examples for IcoBoard
  ☆80Jul 13, 2021Updated 4 years ago
• daveshah1 / ElasticC

  View on GitHub
  lightweight open HLS for FPGA rapid prototyping
  ☆20Mar 22, 2018Updated 7 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• kbeckmann / pergola_projects

  View on GitHub
  My pergola FPGA projects
  ☆30Jun 23, 2021Updated 4 years ago
• Paebbels / JSON-for-VHDL

  View on GitHub
  A JSON library implemented in VHDL.
  ☆82Feb 8, 2026Updated 3 weeks ago
• nickg / nvc

  View on GitHub
  VHDL compiler and simulator
  ☆778Feb 25, 2026Updated last week
• VHDL / VHDLDomain

  View on GitHub
  A Sphinx domain providing VHDL language support.
  ☆20Dec 18, 2023Updated 2 years ago
• VHDL / CoreLib

  View on GitHub
  A VHDL Core Library.
  ☆18Mar 29, 2017Updated 8 years ago
• UGent-HES / tlut_flow

  View on GitHub
  TLUT tool flow for parameterised configurations for FPGAs
  ☆16Aug 5, 2024Updated last year
• ArcaneNibble / yavhdl

  View on GitHub
  Yet Another VHDL tool
  ☆30May 15, 2017Updated 8 years ago
• blackmesalabs / ice_zero_prog

  View on GitHub
  Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins
  ☆13Jan 14, 2019Updated 7 years ago
• YosysHQ / arachne-pnr

  View on GitHub
  Place and route tool for FPGAs
  ☆424Jul 28, 2019Updated 6 years ago
• dbhi / vboard

  View on GitHub
  Virtual development board for HDL design
  ☆42Mar 31, 2023Updated 2 years ago
• azonenberg / openfpga

  View on GitHub
  Open FPGA tools
  ☆260Mar 30, 2020Updated 5 years ago
• litex-hub / litehyperbus

  View on GitHub
  Small footprint and configurable HyperBus core
  ☆14Jul 6, 2022Updated 3 years ago
• wavedrom / zoom

  View on GitHub
  🔍 Zoomable Waveform viewer for the Web
  ☆43Nov 3, 2020Updated 5 years ago
• rodrigomelo9 / verifying-foss-hdl-synthesizers

  View on GitHub
  a project to check the FOSS synthesizers against vendors EDA tools
  ☆12Sep 26, 2020Updated 5 years ago
• dirjud / Nitro-Parts-lib-Xilinx

  View on GitHub
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆34Jul 15, 2024Updated last year
• steveicarus / simbus

  View on GitHub
  Icarus SIMBUS
  ☆20Nov 6, 2019Updated 6 years ago
• lawrie / up5k-demos

  View on GitHub
  ice40 UltraPlus demos
  ☆16Oct 4, 2019Updated 6 years ago
• m42uko / model-ghdl

  View on GitHub
  A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.
  ☆11Jan 21, 2018Updated 8 years ago
• bqlabs / icestudio

  View on GitHub
  Experimental graphic editor for open FPGAs.
  ☆50Mar 29, 2016Updated 9 years ago
• kbob / nmigen-examples

  View on GitHub
  I want to learn [n]Migen.
  ☆44Jan 26, 2020Updated 6 years ago
• mmicko / mikrobus-upduino

  View on GitHub
  Dual MikroBUS board for Upduino 2 FPGA
  ☆18May 24, 2018Updated 7 years ago
• amaranth-lang / rfcs

  View on GitHub
  RFCs for changes to the Amaranth language and standard components
  ☆18Jan 26, 2026Updated last month
• mmicko / prjtang

  View on GitHub
  Documenting the Anlogic FPGA bit-stream format.
  ☆88Dec 25, 2022Updated 3 years ago
• VHDL / news

  View on GitHub
  VHDL related news.
  ☆27Updated this week
• icebreaker-fpga / icebreaker-amaranth-examples

  View on GitHub
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Oct 31, 2023Updated 2 years ago
• Paebbels / pyVHDLParser

  View on GitHub
  Streaming based VHDL parser.
  ☆84Jul 15, 2024Updated last year
• jamesbowman / swapforth

  View on GitHub
  Swapforth is a cross-platform ANS Forth
  ☆300Dec 26, 2023Updated 2 years ago
• Wolfgang-Spraul / fpgatools

  View on GitHub
  public domain tools for FPGAs
  ☆332Feb 7, 2017Updated 9 years ago
• laforest / Octavo

  View on GitHub
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆76Apr 2, 2019Updated 6 years ago
• ldoolitt / vhd2vl

  View on GitHub
  ☆140Feb 16, 2026Updated 2 weeks ago