A VHDL frontend for Yosys
☆104Feb 27, 2017Updated 9 years ago
Alternatives and similar repositories for yodl
Users that are interested in yodl are comparing it to the libraries listed below
Sorting:
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- VHDL synthesis (based on ghdl)☆356Jan 11, 2026Updated last month
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- VHDL compiler and simulator☆778Feb 25, 2026Updated last week
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Open FPGA tools☆260Mar 30, 2020Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Experimental graphic editor for open FPGAs.☆50Mar 29, 2016Updated 9 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Swapforth is a cross-platform ANS Forth☆300Dec 26, 2023Updated 2 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- ☆140Feb 16, 2026Updated 2 weeks ago