wavedrom / vcdromLinks
VCD viewer
☆91Updated 6 months ago
Alternatives and similar repositories for vcdrom
Users that are interested in vcdrom are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆238Updated 7 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated 3 weeks ago
- ☆95Updated last year
- ☆79Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- RISC-V Verification Interface☆92Updated this week
- SystemVerilog synthesis tool☆194Updated 2 months ago
- RISC-V Nox core☆62Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- FuseSoC standard core library☆139Updated last week
- Control and status register code generator toolchain☆137Updated last week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Re-coded Xilinx primitives for Verilator use☆48Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆77Updated this week
- Announcements related to Verilator☆39Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- A demo system for Ibex including debug support and some peripherals☆67Updated 2 weeks ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 7 months ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- FPGA tool performance profiling☆102Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Naive Educational RISC V processor☆83Updated this week