GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.
☆18Sep 10, 2026Updated last month
Alternatives and similar repositories for gvi
Users that are interested in gvi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- ☆17Sep 14, 2023Updated 3 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 2 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 3 months ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 1, 2026Updated last week
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 6 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 9 months ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- Hardware Description Language Translator☆19Aug 7, 2026Updated 2 months ago