Unofficial Yosys WebAssembly packages
☆75Mar 10, 2026Updated 7 months ago
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 7 months ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- ☆17Apr 20, 2023Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Cross EDA Abstraction and Automation☆45Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆18Sep 12, 2026Updated last month
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- assembler with architecture-agnostic syntax and implemenations for arm32-a, arm32-m, i386, and x86-64☆18Jan 8, 2026Updated 9 months ago
- YoWASP toolchain for Visual Studio Code☆26Nov 28, 2025Updated 11 months ago
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- Bootloader for Fomu☆39Nov 29, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- VHDL related news.☆27Updated this week
- Interfacing VHDL and foreign languages with VUnit☆16Feb 20, 2020Updated 6 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 5 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆476Updated this week
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated last month
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- ☆11Jun 29, 2021Updated 5 years ago
- Example projects/code for the OrangeCrab☆111May 7, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Library of generic verilog buildingblocks☆18Dec 25, 2025Updated 10 months ago
- A forth-inspired, bytecode-compiled scripting language for Anachro Powerbus☆14Dec 8, 2021Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago