YoWASP / yosys
Unofficial Yosys WebAssembly packages
☆66Updated this week
Related projects ⓘ
Alternatives and complementary repositories for yosys
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆84Updated last month
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆82Updated 5 years ago
- ☆22Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 11 months ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Naive Educational RISC V processor☆74Updated last month
- Board definitions for Amaranth HDL☆107Updated last month
- PicoRV☆43Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆84Updated 2 weeks ago
- RFCs for changes to the Amaranth language and standard components☆17Updated 2 months ago
- Doom classic port to lightweight RISC‑V☆81Updated 2 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Betrusted embedded controller (UP5K)☆45Updated 11 months ago
- Unofficial nextpnr WebAssembly packages☆15Updated this week
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆25Updated 2 years ago
- A modern schematic entry and simulation program☆68Updated 11 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- GDB server to debug CPU simulation waveform traces☆41Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆25Updated this week
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Virtual Development Board☆58Updated 2 years ago