Unofficial Yosys WebAssembly packages
☆76Mar 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated last week
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆14Apr 3, 2025Updated 11 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- YoWASP toolchain for Visual Studio Code☆26Nov 28, 2025Updated 3 months ago
- Bootloader for Fomu☆39Nov 29, 2021Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- LLVM assembly syntax highlighting and snippets☆14Jan 24, 2026Updated last month
- VHDL related news.☆27Updated this week
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 5 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Example projects/code for the OrangeCrab☆109May 7, 2024Updated last year
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- ☆15Jun 30, 2025Updated 8 months ago
- sample VCD files☆43Feb 13, 2026Updated last month
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- A forth-inspired, bytecode-compiled scripting language for Anachro Powerbus☆14Dec 8, 2021Updated 4 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆448Feb 26, 2026Updated 3 weeks ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆63Nov 5, 2021Updated 4 years ago
- CH554 software development kit for SDCC☆15Mar 7, 2021Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last month
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- ECP5 breakout board in a feather physical format☆524Nov 6, 2024Updated last year