Unofficial Yosys WebAssembly packages
☆76Mar 2, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Bootloader for Fomu☆39Nov 29, 2021Updated 4 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- YoWASP toolchain for Visual Studio Code☆26Nov 28, 2025Updated 3 months ago
- Example projects/code for the OrangeCrab☆108May 7, 2024Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- A python based verilog parser☆20Jun 5, 2020Updated 5 years ago
- A model-based API Fuzzer for SMT Solvers.☆15Oct 14, 2025Updated 4 months ago
- A library for programming iCE40 FPGA from Lattice Semi☆13Mar 22, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Repository of benchmarks for SYNTCOMP☆14Sep 16, 2025Updated 5 months ago
- A fediverse *key plugin that adds pronouns to display names☆10Dec 26, 2025Updated 2 months ago
- ☆15Jun 30, 2025Updated 8 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- The ZOT Bounded Model/Satisfiability Checker (previously hosted as zot.googlecode.com)☆10Jan 11, 2021Updated 5 years ago
- VHDL related news.☆27Updated this week
- A MicroPython module for ODROID-GO.☆11Oct 10, 2018Updated 7 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 9 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- A forth-inspired, bytecode-compiled scripting language for Anachro Powerbus☆14Dec 8, 2021Updated 4 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆447Updated this week
- Termser - run a full browser in your terminal☆15Apr 24, 2023Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last week
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- C library (Z88DK) for VTI graphics board for S100 computers (IMSAI, Altair, Poly88,...). Made for CP/M projects.☆15Oct 5, 2021Updated 4 years ago
- FOND4LTLf translates an LTLf/PLTLf-FOND to standard FOND planning problems☆16Nov 3, 2024Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- An ultra-efficient Neovim based IDE for Python and C/C++ prototyping.☆23Updated this week
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago