YoWASP / yosysLinks
Unofficial Yosys WebAssembly packages
☆72Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Industry standard I/O for Amaranth HDL☆29Updated 11 months ago
- Board definitions for Amaranth HDL☆118Updated last month
- A modern schematic entry and simulation program☆72Updated 3 weeks ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- An FPGA reverse engineering and documentation project☆58Updated 2 weeks ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- CoreScore☆163Updated last month
- PicoRV☆44Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- End-to-end synthesis and P&R toolchain☆89Updated 2 weeks ago
- Ultimate ECP5 development board☆113Updated 6 years ago
- Example projects/code for the OrangeCrab☆108Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Updated 10 months ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- Exploring gate level simulation☆58Updated 5 months ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- RISC-V out-of-order core for education and research purposes☆63Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆56Updated 5 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆188Updated 4 months ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago