Tiny matrix multiplication ASIC with 4-bit math
☆11Apr 19, 2024Updated last year
Alternatives and similar repositories for tiny-asic-4bit-matrix-mul
Users that are interested in tiny-asic-4bit-matrix-mul are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🤖Desktop app for RealTime Voice Chat with GPT, Improving your spoken skills. Powered by Whisper. 🐔🐔 基于Qt开发的本地实时gpt语音聊天工具，进行模拟场景对话，支持多语…☆13Jan 11, 2024Updated 2 years ago
- AI model for making mazes that extends OpenAIs GPT2 model☆15Dec 21, 2023Updated 2 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- Sparse data processing library with a generic, HPC-centric design, supports feature extraction, IO, reordering and partitioning.☆25Aug 6, 2025Updated 8 months ago
- An AI accelerator implementation with Xilinx FPGA☆84Jan 29, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Survey of hyperparameter optimization use in NIPS2014☆12Sep 29, 2015Updated 10 years ago
- An algorithm for clonal tree reconstruction from multi-sample cancer sequencing data☆14Apr 1, 2018Updated 8 years ago
- Course Project for COMP4471 on RWKV☆17Feb 11, 2024Updated 2 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- Solutions to Advent of Code☆11Dec 12, 2025Updated 4 months ago
- A simple Kanban board built with HTML, CSS and JavaScript☆17Jun 14, 2023Updated 2 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- ☆28Apr 13, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Website for converting floating-point numbers to their binary representation (in hexadecimal)☆16Feb 8, 2025Updated last year
- ☆22May 13, 2025Updated 11 months ago
- Tiny Tapeout GDS Online Viewer☆23Mar 16, 2026Updated 3 weeks ago
- duinocoin webminer/website monetizer☆13Jun 12, 2021Updated 4 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Generic floating-point types in Python☆16Dec 17, 2025Updated 3 months ago
- A simple script to build open-source FPGA tools.☆16May 11, 2020Updated 5 years ago
- pgxrecord is a tiny framework for CRUD operations and data mapping.☆14Jul 15, 2023Updated 2 years ago
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- ☆29Dec 5, 2023Updated 2 years ago
- Julia interface to CUBLAS☆26Feb 8, 2020Updated 6 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- 我设计了一些数字集成电路的教学实验，供大家学习~☆37Jan 23, 2025Updated last year
- Examples using different CI systems to build with Earthly.☆12Oct 1, 2021Updated 4 years ago
- ☆34Jul 21, 2024Updated last year
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Low cost open source Lattice iCE40UP5k FPGA board.☆20Dec 15, 2020Updated 5 years ago
- Julia interface to NVIDIA's CUSPARSE library☆25Feb 8, 2020Updated 6 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆29Feb 21, 2024Updated 2 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- The template for VLSI project☆28Mar 3, 2023Updated 3 years ago