Alternatives and similar repositories for morello

Users that are interested in morello are comparing it to the libraries listed below

• opencompl / Quidditch
  IREE compiler and runtime for Snitch
  ☆12Updated last month
• makslevental / mlir-wheels
  ☆23Updated this week
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated last week
• makslevental / mlir-python-extras
  The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.
  ☆99Updated last week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆111Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 8 months ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆49Updated last year
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated last week
• plaidml / mlir-generator
  Generator for MLIR files from known front-ends
  ☆17Updated last year
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆85Updated 2 months ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆31Updated 2 years ago
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆49Updated this week
• andidr / teckyl
  An MLIR frontend for tensor expressions
  ☆25Updated 4 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated 3 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 10 months ago
• spcl / mlir-dace
  Data-Centric MLIR dialect
  ☆42Updated last year
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆30Updated last week
• makslevental / nelli
  A lightweight, Pythonic, frontend for MLIR
  ☆81Updated last year
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated last year
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated 6 months ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆40Updated 3 weeks ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• sfu-arch / muir
  ☆24Updated 4 years ago
• pnnl / COMET
  ☆41Updated 2 weeks ago
• ychen306 / vegen
  ☆29Updated 2 years ago
• heterorefactor / heterorefactor
  HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA
  ☆10Updated 3 years ago
• David-Durst / embeddedHaskellAetherling
  ☆26Updated 2 years ago
• StanfordAHA / aha
  ☆59Updated last week