samkaufman / morelloLinks
☆13Updated last week
Alternatives and similar repositories for morello
Users that are interested in morello are comparing it to the libraries listed below
Sorting:
- IREE compiler and runtime for Snitch☆12Updated last month
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 3 months ago
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆105Updated this week
- Re-implementation of the TASO compiler using equality saturation☆134Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- A translation validation framework for MLIR☆88Updated 5 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆18Updated 2 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- Data-Centric MLIR dialect☆43Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 9 months ago
- Optimizing scheduler. Combinatorial instruction scheduling project.☆26Updated 2 months ago
- An out-of-tree MLIR dialect template.☆107Updated 11 months ago
- Generator for MLIR files from known front-ends☆16Updated last year
- MLIR+EqSat☆16Updated 3 weeks ago
- EQueue Dialect☆41Updated 3 years ago
- ☆15Updated 3 weeks ago
- A lightweight, Pythonic, frontend for MLIR☆80Updated last year
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆13Updated 3 months ago
- Asynchronous semantics for architectural simulation and synthesis.☆47Updated 2 weeks ago
- Buda Compiler Backend for Tenstorrent devices☆30Updated 5 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 5 months ago
- ☆40Updated this week
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆38Updated last week
- BTOR2 MLIR project☆26Updated last year
- ☆40Updated 3 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Updated 3 weeks ago
- Conversions to MLIR EmitC☆133Updated 8 months ago
- ☆31Updated 2 years ago