samkaufman / morelloLinks
☆14Updated last month
Alternatives and similar repositories for morello
Users that are interested in morello are comparing it to the libraries listed below
Sorting:
- IREE compiler and runtime for Snitch☆14Updated 3 months ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆72Updated 7 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- A translation validation framework for MLIR☆90Updated 9 months ago
- ☆40Updated 4 years ago
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆117Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Time-sensitive affine types for predictable hardware generation☆148Updated this week
- Introduction to MLIR and xDSL training course☆17Updated 2 years ago
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- An out-of-tree MLIR dialect template.☆113Updated last year
- MLIR+EqSat☆22Updated 4 months ago
- EQueue Dialect☆41Updated 3 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆115Updated 5 months ago
- Re-implementation of the TASO compiler using equality saturation☆138Updated 4 years ago
- BTOR2 MLIR project☆26Updated last year
- ☆18Updated 2 months ago
- ☆17Updated 5 months ago
- Data-Centric MLIR dialect☆44Updated 2 years ago
- Optimizing scheduler. Combinatorial instruction scheduling project.☆28Updated this week
- ☆24Updated 11 months ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- Conversions to MLIR EmitC☆134Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆157Updated this week
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Updated 4 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆54Updated 3 weeks ago
- A enumerator for MLIR, relying on the information given by IRDL.☆22Updated last month