stanford-mast / zsimLinks
A fast and scalable x86-64 multicore simulator
☆31Updated 4 years ago
Alternatives and similar repositories for zsim
Users that are interested in zsim are comparing it to the libraries listed below
Sorting:
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- SST Architectural Simulation Components and Libraries☆96Updated last week
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 10 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 5 months ago
- Tutorial Material from the SST Team☆21Updated last month
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 4 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆82Updated 5 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆161Updated 7 months ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆83Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆92Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Cycle-level simulator for M2NDP☆28Updated 2 months ago
- ☆11Updated 3 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆46Updated 8 years ago
- ☆19Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆45Updated this week
- ☆13Updated 10 years ago
- ☆25Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 11 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆35Updated last month
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago