stanford-mast / zsim
A fast and scalable x86-64 multicore simulator
☆31Updated 4 years ago
Alternatives and similar repositories for zsim:
Users that are interested in zsim are comparing it to the libraries listed below
- SST Architectural Simulation Components and Libraries☆95Updated this week
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Creating beautiful gem5 simulations☆48Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆20Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆53Updated 5 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆43Updated 2 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆91Updated last year
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- ☆60Updated 7 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆76Updated 11 months ago
- gem5 Tips & Tricks☆68Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last week
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated last week
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆25Updated last year
- ☆71Updated 4 years ago
- ☆19Updated 2 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 6 months ago
- ☆14Updated 3 years ago