stanford-mast / zsimView external linksLinks
A fast and scalable x86-64 multicore simulator
☆31Mar 16, 2021Updated 4 years ago
Alternatives and similar repositories for zsim
Users that are interested in zsim are comparing it to the libraries listed below
Sorting:
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 8 months ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆14Nov 20, 2022Updated 3 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Jan 15, 2015Updated 11 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Jun 12, 2021Updated 4 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Mar 22, 2021Updated 4 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Jul 5, 2017Updated 8 years ago
- ☆22Jun 4, 2023Updated 2 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆62Feb 12, 2024Updated 2 years ago
- Tutorial Material from the SST Team☆25Aug 5, 2025Updated 6 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- A fast and scalable x86-64 multicore simulator☆384Nov 27, 2023Updated 2 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 4 years ago
- COBAYN: Compiler Autotuning Framework Using Bayesian Networks☆20May 9, 2022Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- Instanciate the Cache Aware Roofline Model on single socket and multisocket systems.☆27Feb 22, 2019Updated 6 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 11 years ago
- This is the open-source site for XFDetector (ASPLOS'20)☆11Mar 5, 2021Updated 4 years ago
- IBM Platform-Independent Software Analysis☆14Mar 12, 2018Updated 7 years ago
- Optimizing Deep Convolutional Neural Network with Ternarized Weights and High Accuracy☆16Jan 27, 2019Updated 7 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- A benchmark for C program verification☆17Feb 22, 2024Updated last year
- code for examining determinism of performance counters☆21Mar 18, 2021Updated 4 years ago
- Hardware performance counter tool for Windows OS☆17Sep 4, 2018Updated 7 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆16Mar 4, 2020Updated 5 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- ☆15Feb 27, 2019Updated 6 years ago
- ☆16Apr 10, 2023Updated 2 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- ☆17Oct 25, 2022Updated 3 years ago
- ☆20Sep 27, 2019Updated 6 years ago
- ☆42Feb 7, 2022Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- I-cache line packing and branch misprediction measuring tool☆18Dec 1, 2016Updated 9 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- Code for the paper "Training Binary Neural Networks with Bayesian Learning Rule☆41Jan 4, 2022Updated 4 years ago
- Ternary Weights and Activations☆25Jul 23, 2018Updated 7 years ago