Alternatives and similar repositories for marss.dramsim:

Users that are interested in marss.dramsim are comparing it to the libraries listed below

• darchr / gem5art
  Artifact, reproducibility, and testing utilites for gem5
  ☆21Updated 3 years ago
• stanford-mast / zsim
  A fast and scalable x86-64 multicore simulator
  ☆31Updated 3 years ago
• efeslab / optimus-hypervisor
  ☆19Updated 3 years ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆19Updated 4 years ago
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆23Updated 6 years ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆146Updated 2 months ago
• umd-memsys / gem5
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆11Updated 4 years ago
• sstsimulator / sst-tutorials
  Tutorial Material from the SST Team
  ☆19Updated 9 months ago
• DataChi / memdb
  Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.
  ☆91Updated 9 years ago
• mazalves / sinuca
  Simulator or Non-Uniform Cache Architectures
  ☆10Updated 6 years ago
• aakahlow / gem5Valid_Haswell
  ☆18Updated 5 years ago
• gthparch / HBM
  High Bandwidth Memory (HBM) timing model based on DRAMSim2
  ☆41Updated 7 years ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆47Updated 3 years ago
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated 2 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆38Updated last year
• stevenpelley / atomic-memory-trace
  PIN-tool to produce multi-threaded atomic memory traces
  ☆36Updated 11 years ago
• CMU-SAFARI / GPGPUSim-Ramulator
  The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…
  ☆50Updated 5 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated 2 years ago
• avadhpatel / marss
  PTLsim and QEMU based Computer Architecture Research Simulator
  ☆129Updated 3 years ago
• jimstevens2001 / HybridSim
  Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory
  ☆17Updated 10 months ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 5 months ago
• Multi2Sim / multi2sim
  Multi2Sim source code
  ☆125Updated 6 years ago
• ngiambla / libmem
  ☆10Updated 2 years ago
• t-crest / patmos-benchmarks
  A collection of benchmarks and tests for the Patmos processor and compiler
  ☆17Updated 2 months ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆86Updated 3 years ago
• cdsc-github / parade-ara-simulator
  PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration
  ☆46Updated 2 years ago
• FindHao / CacheSim
  A simple cache simulator
  ☆19Updated 6 years ago
• DebashisGanguly / gpgpu-sim_UVMSmart
  ☆68Updated 4 years ago
• CGCL-codes / HSCC
  HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…
  ☆54Updated 3 years ago
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆63Updated last week