dramninjasUMD / marss.dramsim
A branch of marss with DRAMSim hooks
☆18Updated 11 years ago
Alternatives and similar repositories for marss.dramsim
Users that are interested in marss.dramsim are comparing it to the libraries listed below
Sorting:
- PTLsim and QEMU based Computer Architecture Research Simulator☆129Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆18Updated 5 years ago
- ☆19Updated 4 years ago
- Full-system simulator for PARD architecture based on gem5☆53Updated 9 years ago
- ☆13Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 2 months ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆36Updated 11 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- (elastic) cuckoo hashing☆14Updated 4 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- ☆30Updated 11 months ago
- ☆10Updated 2 years ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Updated 5 years ago
- A Cycle-level simulator for M2NDP☆27Updated 2 weeks ago
- ☆72Updated 4 years ago
- ☆32Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 8 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆55Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 4 months ago