avadhpatel / marssLinks
PTLsim and QEMU based Computer Architecture Research Simulator
☆131Updated 3 years ago
Alternatives and similar repositories for marss
Users that are interested in marss are comparing it to the libraries listed below
Sorting:
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 10 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆122Updated 4 years ago
- Memory System Microbenchmarks☆65Updated 2 years ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 9 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 2 months ago
- A detailed michroarchitectural x86 simulator☆62Updated 8 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆45Updated 3 weeks ago
- ROB size testing utility☆159Updated 4 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆62Updated last year
- Memory access tracing QEMU☆99Updated 9 years ago
- The Contech analysis framework provides the means for generating and analyzing task graphs that enable computer architects and programmer…☆53Updated last month
- QEMU based emulation library for micro-architectural simulation (ARM64 and x86)☆42Updated 6 years ago
- AMD Research Instruction Based Sampling Toolkit☆94Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆385Updated 2 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- ☆21Updated 5 years ago
- COATCheck☆13Updated 7 years ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆52Updated 2 months ago
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆106Updated last year
- Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ec…☆232Updated 10 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- A library for PCIe Transaction Layer☆61Updated 3 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆166Updated 7 years ago
- Multi2Sim source code☆134Updated 7 years ago
- memTrace, a framework for lightweight memory tracing☆58Updated 6 years ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆59Updated last year
- Creating a custom PCI device in QEMU and a module for it in the Linux kernel.☆96Updated 11 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago