avadhpatel / marssLinks
PTLsim and QEMU based Computer Architecture Research Simulator
☆129Updated 3 years ago
Alternatives and similar repositories for marss
Users that are interested in marss are comparing it to the libraries listed below
Sorting:
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 10 years ago
- ESESC: A Fast Multicore Simulator☆137Updated 3 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 6 months ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- A detailed michroarchitectural x86 simulator☆62Updated 8 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆125Updated 4 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆88Updated 4 years ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago
- A fast and scalable x86-64 multicore simulator☆367Updated last year
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- ROB size testing utility☆155Updated 3 years ago
- Creating a custom PCI device in QEMU and a module for it in the Linux kernel.☆94Updated 11 years ago
- ☆20Updated 5 years ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆129Updated 4 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆113Updated 3 years ago
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆99Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- The Contech analysis framework provides the means for generating and analyzing task graphs that enable computer architects and programmer…☆52Updated 4 months ago
- Memory access tracing QEMU☆97Updated 8 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆166Updated 7 years ago
- Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ec…☆227Updated 9 years ago
- COATCheck☆13Updated 6 years ago
- AMD Research Instruction Based Sampling Toolkit☆87Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- A parallel, distributed simulator for multicores.☆184Updated 9 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- A library for PCIe Transaction Layer☆58Updated 3 years ago
- ☆111Updated 4 years ago