avadhpatel / marssLinks
PTLsim and QEMU based Computer Architecture Research Simulator
☆130Updated 3 years ago
Alternatives and similar repositories for marss
Users that are interested in marss are comparing it to the libraries listed below
Sorting:
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 10 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆43Updated last week
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- ROB size testing utility☆157Updated 3 years ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 9 years ago
- ESESC: A Fast Multicore Simulator☆138Updated 4 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆47Updated 2 months ago
- A detailed michroarchitectural x86 simulator☆62Updated 8 years ago
- Memory access tracing QEMU☆97Updated 8 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 7 years ago
- Multi2Sim source code☆132Updated 6 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆120Updated 3 years ago
- AMD Research Instruction Based Sampling Toolkit☆91Updated 4 years ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆54Updated 8 months ago
- ☆20Updated 5 years ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆131Updated 4 years ago
- Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ec…☆228Updated 10 years ago
- QEMU based emulation library for micro-architectural simulation (ARM64 and x86)☆43Updated 6 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆49Updated this week
- COATCheck☆13Updated 6 years ago
- An Efficient and Retargetable Dynamic Binary Translator on Multicores☆31Updated 7 months ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆166Updated 7 years ago
- Creating a custom PCI device in QEMU and a module for it in the Linux kernel.☆97Updated 11 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- ☆40Updated 2 months ago