avadhpatel / marss

Related projects ⓘ

Alternatives and complementary repositories for marss

• stephand / ptlsim
  Stable, non-KVM version of PTLsim.
  ☆28Updated 8 years ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆85Updated 3 years ago
• DataChi / memdb
  Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.
  ☆90Updated 9 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆61Updated last year
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 7 years ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆45Updated 3 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆123Updated 3 years ago
• travisdowns / robsize
  ROB size testing utility
  ☆134Updated 2 years ago
• zhiyisun / enable_arm_pmu
  Enable user-mode access to ARMv7/Linux performance counters
  ☆42Updated 8 years ago
• heechul / palloc
  DRAM Bank-Aware Kernel Memory Allocator
  ☆42Updated 6 months ago
• jdmccalpin / SKX-SF-Conflicts
  Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.
  ☆29Updated 6 years ago
• aakahlow / gem5Valid_Haswell
  ☆18Updated 4 years ago
• aclements / mtrace
  Memory access tracing QEMU
  ☆94Updated 7 years ago
• oscarlab / hoss
  Pedagogical Hypervisor, based on MIT JOS
  ☆66Updated 6 years ago
• s-kanev / XIOSim
  A detailed michroarchitectural x86 simulator
  ☆61Updated 7 years ago
• rems-project / rmem
  rmem public repo
  ☆40Updated 3 months ago
• ARM-software / data
  Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.
  ☆40Updated 7 months ago
• heechul / memguard
  Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Processors
  ☆49Updated 6 months ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆138Updated 3 weeks ago
• s5z / zsim
  A fast and scalable x86-64 multicore simulator
  ☆335Updated 11 months ago
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆134Updated 3 years ago
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆255Updated 4 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆30Updated 2 years ago
• ARM-software / synchronization-benchmarks
  Collection of synchronization micro-benchmarks and traces from infrastructure applications
  ☆38Updated 6 months ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆40Updated 7 years ago
• obilaniu / libpfc
  A small library and kernel module for easy access to x86 performance monitor counters under Linux.
  ☆94Updated 6 months ago
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆61Updated 5 years ago
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆30Updated 4 years ago
• intel / pinball2elf
  ☆35Updated this week
• Multi2Sim / multi2sim
  Multi2Sim source code
  ☆118Updated 5 years ago