XUANTIE-RV / zero_stage_bootLinks
☆15Updated last month
Alternatives and similar repositories for zero_stage_boot
Users that are interested in zero_stage_boot are comparing it to the libraries listed below
Sorting:
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆23Updated last year
- ☆95Updated 2 weeks ago
- ☆90Updated 2 weeks ago
- ☆32Updated 3 years ago
- ☆39Updated 3 years ago
- ☆38Updated 3 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated last week
- Documentation of the RISC-V C API☆77Updated this week
- ☆32Updated last week
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- RISC-V IOMMU Specification☆128Updated last week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated 3 weeks ago
- AIA IP compliant with the RISC-V AIA spec☆44Updated 7 months ago
- PLIC Specification☆146Updated 2 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last month
- RISC-V Configuration Structure☆41Updated 10 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 6 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 8 months ago
- RISC-V Profiles and Platform Specification☆114Updated 2 years ago
- SoC for muntjac☆12Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Risc-V hypervisor for TEE development☆122Updated 2 months ago
- ☆42Updated 3 years ago
- RISC-V Nexus Trace TG documentation and reference code☆52Updated 8 months ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 2 months ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated 3 weeks ago
- Run Rocket Chip on VCU128☆30Updated 9 months ago