SpinalHDL code to drive a 64*64 pixel HUB75E module with an ICE40
☆33May 9, 2020Updated 6 years ago
Alternatives and similar repositories for HUB75E_ICE40
Users that are interested in HUB75E_ICE40 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Verilog code to let an iCE40 FPGA drive a HUB75, yet still getting pixel data from sled.☆10May 9, 2018Updated 8 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated last year
- Adafruit RGB LED Matrix Display Driver for use with FPGAs (written in VHDL)☆25Dec 1, 2012Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 10 years ago
- A simple heapless command line interface parser for embedded devices☆16Mar 15, 2019Updated 7 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 4 years ago
- Crate to interface full H-bridge motor drivers☆11May 16, 2018Updated 8 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Jun 13, 2019Updated 7 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 7 years ago
- A dummy TCP client and server application.☆11Nov 16, 2021Updated 4 years ago
- FuckBench (FB) is a set of development tools to compile several languages to BrainFuck.☆12Feb 22, 2026Updated 4 months ago
- A brainfuck interpreter using only the C preprocessor☆91Aug 3, 2024Updated last year
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆65Nov 5, 2021Updated 4 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ESP32 (esp-idf) component for driving dumb LED displays using I2S parallel mode DMA☆29Dec 30, 2020Updated 5 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆18Sep 29, 2017Updated 8 years ago
- kitchen timer☆16Apr 3, 2023Updated 3 years ago
- 3D printer/CNC/Laser cutting motherboard based on RP2040☆14Nov 4, 2023Updated 2 years ago
- A Mel-frequency cepstrum core in FPGA☆21Jun 30, 2021Updated 5 years ago
- 🌊 Align 32-bit linear images with grid warping optimization☆13Sep 23, 2025Updated 9 months ago
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- ☆33Jan 7, 2025Updated last year
- The official Python library for the Log-hub API☆19Oct 27, 2025Updated 8 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An example of how to use Avalon interrupts on the Cyclone V FPGA☆15May 25, 2014Updated 12 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated 2 years ago
- This is a demodulator multimode AM SSB CW for quadrature input signal (es. taken from ElkSDR-UNO receiver or QRPLab Receiver o similar).☆12May 4, 2025Updated last year
- iCE40 FPGA, SPI flash, and CMSIS-DAP SWD programmer☆72Jan 25, 2021Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated last month