gatecat / tinytapeout-fpga-testLinks
☆13Updated 3 years ago
Alternatives and similar repositories for tinytapeout-fpga-test
Users that are interested in tinytapeout-fpga-test are comparing it to the libraries listed below
Sorting:
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Updated 10 months ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 3 weeks ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- ☆70Updated last year
- Riegel Computer☆17Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆72Updated this week
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆34Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- Board definitions for Amaranth HDL☆118Updated 3 weeks ago
- PMOD boards for ULX3S☆45Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆79Updated 3 months ago
- An FPGA reverse engineering and documentation project☆58Updated last week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 2 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Low-cost ECP5 FPGA development board☆79Updated 5 years ago