gatecat / tinytapeout-fpga-testLinks
☆13Updated 3 years ago
Alternatives and similar repositories for tinytapeout-fpga-test
Users that are interested in tinytapeout-fpga-test are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 2 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 11 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated last month
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- PMOD boards for ULX3S☆45Updated 2 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- IceCore Ice40 HX based modular core☆45Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- UPduino☆27Updated 5 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago
- ☆70Updated last year
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆66Updated 2 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Cyclone V bitstream reverse-engineering project☆124Updated last year
- Nitro USB FPGA core☆86Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆22Updated 3 years ago