gatecat / tinytapeout-fpga-testLinks
☆13Updated 3 years ago
Alternatives and similar repositories for tinytapeout-fpga-test
Users that are interested in tinytapeout-fpga-test are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- Exploring gate level simulation☆59Updated 8 months ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- IceCore Ice40 HX based modular core☆47Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- PMOD boards for ULX3S☆47Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- ☆47Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- ☆71Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- ☆19Updated 8 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago