mgajda / clash-yosys-demoLinks
Deploying Haskell to Lattice iCE40 using fully open source toolchain
☆13Updated 9 years ago
Alternatives and similar repositories for clash-yosys-demo
Users that are interested in clash-yosys-demo are comparing it to the libraries listed below
Sorting:
- Kansas Lava☆48Updated 5 years ago
- Haskell library for hardware description☆104Updated 2 weeks ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- A Clash playground/starter kit, using Nix☆36Updated 6 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆28Updated 2 years ago
- ☆30Updated 4 years ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆47Updated 3 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- ☆21Updated 10 years ago
- On going experiments with Clash☆22Updated 9 years ago
- Generate interface between Clash and Verilator☆22Updated last year
- 32-bit RISC-V Emulator☆25Updated 6 years ago
- Where Lions Roam: Haskell & Hardware on VELDT☆22Updated 3 weeks ago
- ☆21Updated this week
- a battery-included library for dataflow protocols☆22Updated this week
- "An Altruistic Processor", implemented in CLaSH (WARNING: incomplete code)☆13Updated 8 years ago
- A static analysis tool for C.☆28Updated 5 years ago
- ☆17Updated last year
- Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH☆48Updated 2 years ago
- Build Status A Haskell implementation of the ZKBoo protocol for non-interactive zero-knowledge arguments of boolean circuits.☆18Updated 7 years ago
- (DEPRECATED) Front-end of Copilot defining the user language.☆16Updated 4 years ago
- Projects to get started with Clash☆30Updated this week
- Roundtrip allows the definition of bidirectional (de-)serialization specifications☆16Updated 10 months ago
- Galois RISC-V ISA Formal Tools☆61Updated 2 weeks ago
- From Haskell to Hardware via CCCs☆58Updated 9 years ago
- ☆11Updated 3 years ago
- A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.☆58Updated 4 years ago
- A DSL for asynchronous circuits specification☆12Updated 4 years ago
- The Cubicle model checker☆14Updated last year
- Reincarnate Artifact for ICFP 2018☆13Updated last year