IPDBG / IPDBGLinks
IPDBG
☆11Updated 4 months ago
Alternatives and similar repositories for IPDBG
Users that are interested in IPDBG are comparing it to the libraries listed below
Sorting:
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ☆45Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Nitro USB FPGA core☆85Updated last year
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- ☆20Updated 3 years ago
- Portable HyperRAM controller☆61Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 7 years ago
- A simple script to build open-source FPGA tools.☆54Updated 3 years ago
- ☆36Updated last year
- USB Full Speed PHY☆48Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- ☆43Updated 5 years ago