IPDBG / IPDBGLinks
IPDBG
☆13Updated 5 months ago
Alternatives and similar repositories for IPDBG
Users that are interested in IPDBG are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20Updated 6 years ago
- ☆45Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆63Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29Updated 6 years ago
- Nitro USB FPGA core☆86Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆124Updated 4 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 4 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆30Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last week
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- IceCore Ice40 HX based modular core☆47Updated 5 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Updated 4 months ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- USB serial device (CDC-ACM)☆44Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year