compserv / hivemindLinks
Usage stats for the Berkeley EECS instructional computers.
☆10Updated last year
Alternatives and similar repositories for hivemind
Users that are interested in hivemind are comparing it to the libraries listed below
Sorting:
- ☆19Updated last week
- RISC-V instruction set simulator built for education☆219Updated 3 years ago
- UC Berkeley enrollment info☆70Updated this week
- RISC-V instruction set simulator built for education☆160Updated 3 years ago
- Unofficial Client for Piazza's Internal API☆205Updated 4 months ago
- in-session questions queue, used by ~3100 students at UC Berkeley☆12Updated 4 years ago
- ☆19Updated 2 years ago
- Online textbook for CS 161: Computer Security at UC Berkeley.☆86Updated 2 months ago
- Various interesting datasets, mostly data from The University of Illinois☆191Updated 3 weeks ago
- Blueprint website and application portal☆21Updated 7 months ago
- ☆34Updated 6 years ago
- Comprehensive, instructor-approved notes for EE 16B at UC Berkeley.☆17Updated 5 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆291Updated last week
- A Ruby library for the Canvas API (and code generator for other languages, eventually)☆34Updated 5 years ago
- Git repository of MarkUs☆274Updated this week
- Quickly plan and create your next UCI course schedule!☆41Updated 2 years ago
- A queue to help manage office hours for large courses☆86Updated last month
- jump to a place when progam runs to the max instruction number☆15Updated last year
- This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator☆42Updated 3 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆652Updated last week
- Homework assignments for CIS 4710/5710☆23Updated 6 months ago
- CMU Courses☆13Updated 3 weeks ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆512Updated last year
- Equivalence checking with Yosys☆51Updated 2 weeks ago
- ☆17Updated last year
- Simple webapp (Google Appengine) to convert UIUC course listings into importable calendar files☆24Updated 5 years ago
- A microservice queue for holding open office hours☆86Updated 7 months ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆29Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆320Updated 7 years ago
- Tools to help students through ECE 385 - Digital Systems Laboratory☆32Updated 7 years ago