SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
☆79Oct 22, 2024Updated last year
Alternatives and similar repositories for svut
Users that are interested in svut are comparing it to the libraries listed below
Sorting:
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- ☆209Mar 6, 2025Updated 11 months ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Test dashboard for verification features in Verilator☆30Updated this week
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Updated this week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆286Nov 25, 2019Updated 6 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆53Jan 31, 2026Updated last month
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- ☆16Feb 5, 2026Updated 3 weeks ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Control and status register code generator toolchain☆177Updated this week
- The UVM written in Python☆504Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated last week
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- ☆18Jul 9, 2025Updated 7 months ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- ☆28Jan 18, 2021Updated 5 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 9 months ago
- The sources of the online SpinalHDL doc☆30Updated this week
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Feb 25, 2023Updated 3 years ago