andrewcapatina / cadence_power_switchesLinks
cadence flow for genus and innovus with UPF added.
☆11Updated 3 years ago
Alternatives and similar repositories for cadence_power_switches
Users that are interested in cadence_power_switches are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- ☆159Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated 2 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆102Updated 11 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 4 months ago
- VIP for AXI Protocol☆136Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆119Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Some useful documents of Synopsys☆73Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆9Updated last year
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆142Updated 6 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆51Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago