andrewcapatina / cadence_power_switchesView external linksLinks
cadence flow for genus and innovus with UPF added.
☆16Jul 3, 2021Updated 4 years ago
Alternatives and similar repositories for cadence_power_switches
Users that are interested in cadence_power_switches are comparing it to the libraries listed below
Sorting:
- Innovus backend scripts☆13Jun 20, 2022Updated 3 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆57Jun 25, 2024Updated last year
- The simulator for the Next-Generation Championship in Branch Prediction (CBP-NG)☆22Feb 10, 2026Updated last week
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆16Nov 24, 2025Updated 2 months ago
- ☆27Apr 26, 2020Updated 5 years ago
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 6 years ago
- Yet another port of FreeRTOS to Beaglebone Black (AM335x)☆11Dec 8, 2016Updated 9 years ago
- Simple Simulator of ARMv6m instructions☆17May 23, 2017Updated 8 years ago
- A basic SAT solver implementation for the Logics in Informatics course☆10Mar 8, 2015Updated 10 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆22Jul 7, 2021Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆18Jan 22, 2026Updated 3 weeks ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 8 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 5 years ago
- All Digital Phase-Locked Loop (ADPLL)☆26Jan 16, 2024Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆81Jun 12, 2023Updated 2 years ago
- A Cycle-accurate Microarchitecture-level NAND Flash Memory System Simulation Framework☆27Mar 20, 2013Updated 12 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Useful Cadence skill scripts☆20Aug 14, 2019Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆85Feb 28, 2018Updated 7 years ago
- C Library for BeagleBone Black☆18Dec 10, 2019Updated 6 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆26Apr 29, 2024Updated last year
- tldr file for riscv assembly instructions☆18Feb 28, 2021Updated 4 years ago
- Raspberry Pi - BCM2835☆22Jun 2, 2017Updated 8 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- ☆22Feb 22, 2024Updated last year
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆29Jul 25, 2023Updated 2 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆36Jan 29, 2025Updated last year
- Complete end-to-end setup for maximizing DGX Spark compute for AI Workloads☆73Dec 1, 2025Updated 2 months ago
- QNX QT Applications☆25Sep 19, 2017Updated 8 years ago
- COMS 超大规模集成电路设计书籍☆31May 12, 2022Updated 3 years ago
- Cadence Skill资料收集☆27Apr 2, 2022Updated 3 years ago
- Efficient Expert Pruning for Sparse Mixture-of-Experts Language Models: Enhancing Performance and Reducing Inference Costs☆23Nov 11, 2025Updated 3 months ago