andrewcapatina / cadence_power_switchesLinks
cadence flow for genus and innovus with UPF added.
☆11Updated 3 years ago
Alternatives and similar repositories for cadence_power_switches
Users that are interested in cadence_power_switches are comparing it to the libraries listed below
Sorting:
- Architectural design of data router in verilog☆31Updated 5 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆14Updated 5 months ago
- ☆43Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- ☆160Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆104Updated 5 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆102Updated 11 years ago
- AMBA bus generator including AXI, AHB, and APB☆102Updated 3 years ago
- This is the repository for the IEEE version of the book☆66Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆63Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆76Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆120Updated 7 years ago
- UVM examples and projects☆140Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆91Updated last year
- VIP for AXI Protocol☆137Updated 3 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆52Updated 4 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- ☆16Updated last year
- UVM and System Verilog Manuals☆43Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆143Updated 6 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year