Alternatives and similar repositories for li-sat-solver

Users that are interested in li-sat-solver are comparing it to the libraries listed below

• mgudemann / iimc
  ☆14Updated 7 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 9 months ago
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Updated 5 months ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆13Updated 4 years ago
• lijwen2748 / simplecar
  ☆15Updated 2 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• reactive-systems / MCHyper
  A hardware model checker for hyperproperties
  ☆18Updated last year
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 2 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 2 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆94Updated this week
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated 8 months ago
• berkeley-abc / mvsis
  A copy of the latest version of MVSIS
  ☆11Updated 4 years ago
• niklasso / tip
  A model checker based on SAT solving and induction
  ☆14Updated 10 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 2 months ago
• opencompl / lean-mlir-old
  embedding MLIR in LEAN
  ☆47Updated last year
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆30Updated last year
• jar-ben / mustool
  ☆15Updated 2 years ago
• agurfinkel / minisat
  A minimalistic and high-performance SAT solver
  ☆25Updated last year
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated last month
• jix / flussab
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆14Updated 9 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 4 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated 3 months ago
• ssoelvsten / bdd-benchmark
  Benchmarking Suite for BDD packages
  ☆17Updated last month
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated last month