Alternatives and similar repositories for li-sat-solver

Users that are interested in li-sat-solver are comparing it to the libraries listed below

• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• lijwen2748 / simplecar
  ☆15Updated 2 years ago
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated 7 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 7 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆55Updated 3 weeks ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 2 weeks ago
• mgudemann / iimc
  ☆13Updated 7 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated last year
• ssoelvsten / bdd-benchmark
  Benchmarking Suite for BDD packages
  ☆17Updated 2 weeks ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆11Updated 3 weeks ago
• theoxo / coherence
  MSI cache coherence protocol written/verified in Murphi
  ☆8Updated 7 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 2 years ago
• lijwen2748 / aaltaf
  SAT-based LTLf Satisfiability Checker
  ☆8Updated 2 years ago
• reactive-systems / MCHyper
  A hardware model checker for hyperproperties
  ☆18Updated last year
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆156Updated last month
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated last month
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆19Updated 6 years ago
• ssvlab / esbmc-gpu
  ESBMC-GPU is a context-bounded model checker based on the satisfiability modulo theories (SMT) to check for data race, deadlock, pointer …
  ☆8Updated 8 years ago
• opencompl / lean-mlir
  A minimal development of SSA theory
  ☆148Updated this week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last week
• Smattr / rumur
  yet another model checker
  ☆20Updated 2 months ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated last year
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆16Updated 11 months ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 2 weeks ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆155Updated this week