Alternatives and similar repositories for li-sat-solver

Users that are interested in li-sat-solver are comparing it to the libraries listed below

• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated 3 weeks ago
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Updated 8 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 3 months ago
• opencompl / lean-mlir-old
  embedding MLIR in LEAN
  ☆48Updated last year
• yaohsiaopid / rtl2uspec
  ☆11Updated 5 months ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• mgudemann / iimc
  ☆14Updated 7 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated this week
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆15Updated last week
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 weeks ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆96Updated 3 months ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 3 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated last month
• PrincetonUniversity / DeepSpecDB
  ☆27Updated 3 weeks ago
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆112Updated 4 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 7 months ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆101Updated 5 years ago
• berkeley-abc / mvsis
  A copy of the latest version of MVSIS
  ☆12Updated 4 years ago
• hopv / hoice
  An ICE-based predicate synthesizer for Horn clauses.
  ☆50Updated last month
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• UQ-PAC / BASIL
  The Basil pipeline for concurrent information flow analysis in AArch64 binaries.
  ☆17Updated this week
• lijwen2748 / simplecar
  ☆15Updated 3 years ago
• Bastacyclop / egg-sketches
  sketches for egg: a flexible, high-performance e-graph library
  ☆30Updated 2 months ago
• ssoelvsten / bdd-benchmark
  Benchmarking Suite for BDD packages
  ☆21Updated last month
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆12Updated 4 years ago
• foshardware / lsc
  Libre Silicon Compiler
  ☆22Updated 4 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆172Updated 2 years ago