necavit / li-sat-solver
A basic SAT solver implementation for the Logics in Informatics course
☆8Updated 9 years ago
Alternatives and similar repositories for li-sat-solver:
Users that are interested in li-sat-solver are comparing it to the libraries listed below
- BTOR2 MLIR project☆20Updated last year
- ☆11Updated 7 years ago
- RISCV Core written in Calyx☆15Updated 5 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆10Updated last month
- embedding MLIR in LEAN☆47Updated 7 months ago
- A hardware model checker for hyperproperties☆18Updated 7 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- ☆16Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆37Updated last month
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- A translation validation framework for MLIR☆78Updated 2 months ago
- SAT-based LTLf Satisfiability Checker☆8Updated 2 years ago
- A minimal development of SSA theory☆105Updated this week
- ☆14Updated 2 years ago
- A Header-Only CDCL SAT Solver for Programming Contest☆67Updated 5 years ago
- ☆8Updated this week
- sat solver; backtrack + BCP + non-chronological backtracking + (linear-time) CDCL + 2WL + eVSIDS + luby restarts + phase saving + trail …☆15Updated 3 years ago
- ☆12Updated 3 years ago
- Python version of tools to work with AIG formatted files☆10Updated 8 months ago
- ☆12Updated 3 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆18Updated 4 months ago
- A linearizability checker for concurrent data structures☆10Updated last year
- Automatically generate a compiler using equality saturation☆27Updated 9 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Random Generator of Btor2 Files☆9Updated last year
- ☆10Updated 10 months ago
- ESBMC-GPU is a context-bounded model checker based on the satisfiability modulo theories (SMT) to check for data race, deadlock, pointer …☆8Updated 7 years ago
- Bazel build rules for Verilator☆24Updated 9 months ago
- Routing Visualization for Physical Design☆18Updated 6 years ago
- Logic Synthesis and Verification: Programming Assignments☆12Updated last month