Alternatives and similar repositories for li-sat-solver

Users that are interested in li-sat-solver are comparing it to the libraries listed below

• lijwen2748 / simplecar
  ☆15Updated 3 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 2 months ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 4 months ago
• mgudemann / iimc
  ☆14Updated 7 years ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated 2 weeks ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 3 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆19Updated 6 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 9 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆94Updated 2 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 4 months ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆14Updated 4 years ago
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Updated 7 months ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 8 years ago
• berkeley-abc / mvsis
  A copy of the latest version of MVSIS
  ☆12Updated 4 years ago
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆12Updated 4 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 4 months ago
• reactive-systems / MCHyper
  A hardware model checker for hyperproperties
  ☆18Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆164Updated 3 weeks ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated this week
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 7 years ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆14Updated last year
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated 5 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 6 months ago