necavit / li-sat-solver
A basic SAT solver implementation for the Logics in Informatics course
☆9Updated 10 years ago
Alternatives and similar repositories for li-sat-solver:
Users that are interested in li-sat-solver are comparing it to the libraries listed below
- FPGA synthesis tool powered by program synthesis☆41Updated this week
- sat solver; backtrack + BCP + non-chronological backtracking + (linear-time) CDCL + 2WL + eVSIDS + luby restarts + phase saving + trail …☆15Updated 4 years ago
- embedding MLIR in LEAN☆47Updated 10 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆11Updated 3 weeks ago
- Logic Synthesis and Verification: Programming Assignments☆12Updated 4 months ago
- BTOR2 MLIR project☆25Updated last year
- Verilog development and verification project for HOL4☆26Updated 5 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 2 years ago
- ☆27Updated last month
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- ☆17Updated last year
- ☆12Updated 7 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆13Updated 4 months ago
- A core language for rule-based hardware design 🦑☆148Updated 6 months ago
- Time-sensitive affine types for predictable hardware generation☆142Updated 9 months ago
- outline and links for PLDI 2022 tutorial☆17Updated 2 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Companion Coq development for Xavier Leroy's 2021 lectures on program logics☆40Updated 4 years ago
- A Formal Verification of Algorithm W☆17Updated 4 years ago
- A memory allocator verified with Verus☆18Updated 3 weeks ago
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆15Updated 8 years ago
- A Gallina compiler with C++17 as an intermediate representation☆43Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- Testing processors with Random Instruction Generation☆37Updated 2 weeks ago
- A Coq formalization of information theory and linear error-correcting codes☆69Updated 2 weeks ago
- A minimal development of SSA theory☆120Updated this week
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 3 years ago
- SAT-based LTLf Satisfiability Checker☆8Updated 2 years ago