necavit / li-sat-solverLinks
A basic SAT solver implementation for the Logics in Informatics course
☆10Updated 10 years ago
Alternatives and similar repositories for li-sat-solver
Users that are interested in li-sat-solver are comparing it to the libraries listed below
Sorting:
- work in progress, playing around with btor2 in rust☆12Updated last month
- Logic Synthesis and Verification: Programming Assignments☆15Updated 2 weeks ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 4 months ago
- BTOR2 MLIR project☆26Updated last year
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆20Updated 2 months ago
- ☆14Updated 8 years ago
- ☆11Updated 6 months ago
- A copy of the latest version of MVSIS☆12Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆148Updated last week
- A hardware model checker for hyperproperties☆18Updated last year
- Parallel SAT Solver☆10Updated 7 years ago
- RISCV Core written in Calyx☆17Updated last year
- A RISC-V RV32 model ready for SMT program synthesis.☆12Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 2 weeks ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- ☆15Updated 3 years ago
- Benchmarking Suite for BDD packages☆21Updated 2 months ago
- Routing Visualization for Physical Design☆19Updated 7 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Updated 4 years ago
- simple snapshot-style integration testing for commands☆75Updated 7 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Updated 5 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- ☆10Updated 4 years ago
- benchmarking e-graph extraction☆49Updated 7 months ago
- Python version of tools to work with AIG formatted files☆12Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 9 months ago
- sketches for egg: a flexible, high-performance e-graph library☆30Updated 3 months ago
- A core language for rule-based hardware design 🦑☆166Updated last month
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago