Alternatives and similar repositories for li-sat-solver:

Users that are interested in li-sat-solver are comparing it to the libraries listed below

• mgudemann / iimc
  ☆11Updated 7 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆13Updated 2 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆23Updated last year
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 2 years ago
• lijwen2748 / simplecar
  ☆14Updated 2 years ago
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• vardigroup / FourierSAT
  A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.
  ☆12Updated 5 months ago
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 2 months ago
• pddenhar / Z3-IC3-PDR
  Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.
  ☆15Updated 8 years ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆15Updated 6 months ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• reactive-systems / MCHyper
  A hardware model checker for hyperproperties
  ☆18Updated 8 months ago
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆10Updated 9 months ago
• opencompl / lean-mlir-old
  embedding MLIR in LEAN
  ☆47Updated 8 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• lijwen2748 / aaltaf
  SAT-based LTLf Satisfiability Checker
  ☆8Updated 2 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• nadia-polikarpova / cyclegg
  Cyclic theorem prover for equalitional reasoning using egraphs
  ☆26Updated last year
• dafny-lang / xdsmith
  Fuzz testing for Dafny
  ☆13Updated 2 years ago
• niklasso / tip
  A model checker based on SAT solving and induction
  ☆13Updated 9 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆25Updated 3 months ago
• RobinKa / egga
  Symbolic Geometric Algebra with E-Graphs
  ☆18Updated last year
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated last month
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆12Updated 2 months ago