Alternatives and similar repositories for li-sat-solver

Users that are interested in li-sat-solver are comparing it to the libraries listed below

• yaohsiaopid / rtl2uspec
  ☆11Updated 7 months ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 3 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 5 months ago
• lijwen2748 / simplecar
  ☆15Updated 3 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated 2 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• comsec-group / cellift-yosys
  A fork of Yosys that integrates the CellIFT pass
  ☆13Updated 6 months ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆15Updated 4 years ago
• mgudemann / iimc
  ☆14Updated 8 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆17Updated 7 years ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆12Updated last year
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆15Updated last month
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆97Updated 2 weeks ago
• ymanerka / rtlcheck
  RTLCheck
  ☆25Updated 7 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆171Updated 2 months ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆23Updated this week
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated 8 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last week
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated this week
• iscas-tis / CHA
  ☆19Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆148Updated last month
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆28Updated 9 months ago
• upscale-project / generic-sqed-demo
  ☆13Updated 5 years ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 8 years ago
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Updated 10 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆54Updated last month