FPSG-UIUC / teaal-compilerLinks
☆17Updated 10 months ago
Alternatives and similar repositories for teaal-compiler
Users that are interested in teaal-compiler are comparing it to the libraries listed below
Sorting:
- ☆15Updated 3 weeks ago
- EQueue Dialect☆41Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated last year
- ☆57Updated 5 months ago
- ☆25Updated last year
- ☆31Updated 4 years ago
- ☆18Updated 2 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- PUMA Compiler☆29Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆105Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆86Updated 4 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆35Updated 8 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆29Updated 3 years ago
- ☆92Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆39Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago
- ☆20Updated 6 months ago