FPSG-UIUC / teaal-compiler
☆12Updated 2 months ago
Alternatives and similar repositories for teaal-compiler:
Users that are interested in teaal-compiler are comparing it to the libraries listed below
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- EQueue Dialect☆39Updated 2 years ago
- ☆23Updated last year
- ☆40Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆70Updated 8 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 10 months ago
- ☆36Updated this week
- STONNE Simulator integrated into SST Simulator☆17Updated 9 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆21Updated last month
- Heterogeneous simulator for DECADES Project☆31Updated 7 months ago
- ILA Model Database☆22Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 6 months ago
- ☆15Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆107Updated last year
- ☆26Updated 3 months ago
- ☆17Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- ☆18Updated last month
- Release of stream-specialization software/hardware stack.☆120Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆31Updated last year
- ☆38Updated this week
- The official repository for the gem5 resources sources.☆62Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆58Updated last month
- HeteroCL-MLIR dialect for accelerator design☆41Updated 4 months ago
- An out-of-tree MLIR dialect template.☆92Updated 4 months ago
- CGRA framework with vectorization support.☆21Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago