FPSG-UIUC / teaal-compiler
☆16Updated 6 months ago
Alternatives and similar repositories for teaal-compiler
Users that are interested in teaal-compiler are comparing it to the libraries listed below
Sorting:
- EQueue Dialect☆40Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- ☆25Updated last year
- ☆25Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆12Updated 2 weeks ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆31Updated 5 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆65Updated 10 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆30Updated 7 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- ☆27Updated 6 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆15Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- ☆18Updated last week
- CGRA framework with vectorization support.☆29Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆110Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- PIMeval simulator and PIMbench suite☆26Updated this week
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- ILA Model Database☆22Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 4 months ago
- ☆30Updated last month