Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, accelerators, compilers and operating systems. You probably don't need Bringup-Bench, but if you do, you probably need it badly!
☆229Jun 5, 2026Updated 4 months ago
Alternatives and similar repositories for bringup-bench
Users that are interested in bringup-bench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆33Jan 7, 2025Updated last year
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆14Jun 9, 2023Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated 2 months ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- CVA6 softcore contest☆25Jul 8, 2026Updated 3 months ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 9 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Communication framework for RTL simulation and emulation.☆325Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- RISCV lock-step checker based on Spike☆16Sep 20, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 8 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Oct 26, 2026Updated last week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆166Updated this week
- Universal Memory Interface (UMI)☆171Oct 26, 2026Updated last week
- Digital logic benchmark suite☆95Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆385Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- Learn RISC-V☆22Dec 5, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆194Mar 10, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago
- A modular platform to generate SoC with hardware vulnerabilities☆10Mar 3, 2024Updated 2 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆315Updated this week
- Modular hardware build system☆1,239Updated this week
- Vectorization of Verilog Designs☆14Jun 18, 2026Updated 4 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆32Jun 22, 2024Updated 2 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆496Updated this week
- Digital Design Equivalence Checking☆114Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆176Nov 10, 2025Updated 11 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆252Oct 26, 2026Updated last week
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 5 years ago