Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, accelerators, compilers and operating systems. You probably don't need Bringup-Bench, but if you do, you probably need it badly!
☆227Jun 5, 2026Updated last month
Alternatives and similar repositories for bringup-bench
Users that are interested in bringup-bench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- ☆33Jan 7, 2025Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆18Mar 26, 2026Updated 3 months ago
- CVA6 softcore contest☆23Jul 8, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- RISCV lock-step checker based on Spike☆15Updated this week
- Universal Memory Interface (UMI)☆162Updated this week
- Learn RISC-V☆22Dec 5, 2024Updated last year
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆192Mar 10, 2024Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 5 months ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- Communication framework for RTL simulation and emulation.☆314Updated this week
- Code generation tool for control and status registers☆462Updated this week
- ☆36Jul 2, 2026Updated 2 weeks ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆93Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆279Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆57Jul 3, 2026Updated 2 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆68Aug 18, 2021Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆148Jun 16, 2026Updated last month
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 6 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆323Jul 2, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆582Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆156Mar 17, 2023Updated 3 years ago
- Modular hardware build system☆1,189Updated this week