toddmaustin / bringup-bench
Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, accelerators, compilers and operating systems. You probably don't need Bringup-Bench, but if you do, you probably need it badly!
☆167Updated last week
Alternatives and similar repositories for bringup-bench:
Users that are interested in bringup-bench are comparing it to the libraries listed below
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆151Updated 2 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆223Updated last year
- Modeling Architectural Platform☆185Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆163Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆225Updated 5 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆97Updated 3 years ago
- ☆171Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆250Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆91Updated 3 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆270Updated 2 weeks ago
- RISC-V Torture Test☆190Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆173Updated 9 months ago
- RISC-V IOMMU Specification☆112Updated 2 weeks ago
- ☆92Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆105Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆160Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆195Updated 2 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆95Updated last week
- CVA6 SDK containing RISC-V tools and Buildroot☆64Updated 10 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆229Updated 5 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆89Updated last week
- RISC-V Verification Interface☆89Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆247Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆145Updated last month
- Self checking RISC-V directed tests☆104Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated last week
- Vector Acceleration IP core for RISC-V*☆175Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆92Updated last week