toddmaustin / bringup-benchLinks
Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, accelerators, compilers and operating systems. You probably don't need Bringup-Bench, but if you do, you probably need it badly!
☆185Updated 4 months ago
Alternatives and similar repositories for bringup-bench
Users that are interested in bringup-bench are comparing it to the libraries listed below
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- ☆182Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆73Updated 2 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆185Updated this week
- Modeling Architectural Platform☆201Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆174Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆282Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- RISC-V Virtual Prototype☆176Updated 8 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆176Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆208Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- RISC-V Torture Test☆197Updated last year
- Ariane is a 6-stage RISC-V CPU☆142Updated 5 years ago
- Self checking RISC-V directed tests☆112Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆210Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆278Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- RISC-V Verification Interface☆101Updated 2 months ago
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- ☆107Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated 3 weeks ago
- RISC-V System on Chip Template☆159Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- ☆294Updated 2 weeks ago