toddmaustin / bringup-benchView external linksLinks
Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, accelerators, compilers and operating systems. You probably don't need Bringup-Bench, but if you do, you probably need it badly!
☆220Oct 28, 2025Updated 3 months ago
Alternatives and similar repositories for bringup-bench
Users that are interested in bringup-bench are comparing it to the libraries listed below
Sorting:
- ☆33Jan 7, 2025Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 10 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 10 months ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆12Jun 9, 2023Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 3 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated 2 weeks ago
- A System for Differential Debugging☆22Apr 10, 2025Updated 10 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆84Updated this week
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Learn RISC-V☆21Dec 5, 2024Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆59Feb 1, 2026Updated 2 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Jun 30, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- RISCV lock-step checker based on Spike☆14Jan 23, 2026Updated 3 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 3 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆116Feb 2, 2026Updated 2 weeks ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Jun 22, 2024Updated last year
- ☆20Jun 23, 2024Updated last year
- Fabric generator and CAD tools.☆217Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆70Updated this week
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated last week
- A dual-socket USB host PMOD module.☆14Mar 20, 2025Updated 10 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆35Nov 6, 2025Updated 3 months ago
- Communication framework for RTL simulation and emulation.☆308Feb 4, 2026Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆57Feb 10, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Feb 5, 2026Updated last week
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆56Dec 3, 2025Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated 2 weeks ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 2 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago