toddmaustin / bringup-benchLinks
Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, accelerators, compilers and operating systems. You probably don't need Bringup-Bench, but if you do, you probably need it badly!
☆179Updated last month
Alternatives and similar repositories for bringup-bench
Users that are interested in bringup-bench are comparing it to the libraries listed below
Sorting:
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- ☆175Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- RISC-V Torture Test☆195Updated 10 months ago
- Modeling Architectural Platform☆190Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆176Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆110Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆277Updated last week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- Self checking RISC-V directed tests☆108Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- ☆288Updated 2 months ago
- Vector Acceleration IP core for RISC-V*☆178Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago
- RISC-V Virtual Prototype☆169Updated 5 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆103Updated this week
- RISC-V Verification Interface☆92Updated this week
- ☆135Updated last year
- ☆86Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- ☆150Updated last year