Learn RISC-V
☆22Dec 5, 2024Updated last year
Alternatives and similar repositories for LearnRISC-V
Users that are interested in LearnRISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Abstraction layer for Xilinx FPGAs☆15Aug 9, 2019Updated 6 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆24Jan 6, 2026Updated 4 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14May 1, 2026Updated last week
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆223Oct 28, 2025Updated 6 months ago
- wafer.space GF180MCU Run 1☆25Apr 27, 2026Updated last week
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- A template for building Rust applications for HiFive1 boards☆220May 12, 2023Updated 2 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆23Jan 24, 2026Updated 3 months ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Source code and documentation of a specialized computer assisted synthesis planning (CASP) tool used for the deconstruction of ring syste…☆13May 25, 2020Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Simple UVM environment for experimenting with Verilator.☆38Apr 29, 2026Updated last week
- LiteX-based gateware for LimeSDR boards.☆21Apr 30, 2026Updated last week
- ☆11Apr 28, 2020Updated 6 years ago
- An automatic framework to remove unneeded and unsafe code from Bluetooth stacks of Android and Linux, using both source code analysis (LL…☆24Jul 1, 2022Updated 3 years ago
- Experiments in turning structures into MMIO-safe structures☆19Updated this week
- Rust derive-macro providing automatic mapping between DTO and Entity structures.☆12Apr 20, 2019Updated 7 years ago
- Examples for Gowin Tang Nano 4k FPGA-board.☆13Aug 13, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 months ago
- A series of mainstream machine learning algorithms implement on FPGA.☆14Sep 1, 2021Updated 4 years ago
- An open-source 32-bit RISC-V soft-core processor☆47Sep 1, 2025Updated 8 months ago
- GoWin FPGA implement nes/fc☆15Sep 22, 2023Updated 2 years ago
- bibliographie cyber publique du M82_project☆21Oct 18, 2025Updated 6 months ago
- 64-bit port of the RIPE benchmark (buffer overflow attacks). RIPE was originally developed by John Wilander and Nick Nikiforakis and pres…☆23Jan 28, 2022Updated 4 years ago
- Python 3 bindings for interfacing with LoRa nodes.☆22Oct 17, 2020Updated 5 years ago
- Oasis is a lightweight modular framework allowing to easily write, build and patch instrumentation modules for Bluetooth Low Energy (BLE)…☆21Dec 5, 2023Updated 2 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆29Dec 15, 2021Updated 4 years ago
- ☆18Mar 12, 2025Updated last year
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Sending text commands to STM32 microcontroller☆13May 14, 2022Updated 3 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- ☆19Mar 29, 2025Updated last year
- Used in fingerprinting RF Signals, Multiple papers are implemented here all credits of the research goes to the authors who conducted the…☆18Dec 30, 2022Updated 3 years ago