A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
☆199Aug 10, 2024Updated last year
Alternatives and similar repositories for tiny-tpu-old
Users that are interested in tiny-tpu-old are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- a highly efficient compression algorithm for the n1 implant (neuralink's compression challenge)☆46Jun 3, 2024Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆221Aug 4, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆551Jan 5, 2019Updated 7 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- RISC-V SIMD Superscalar Dual-Issue Processor☆29Apr 24, 2025Updated 11 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,205Updated this week
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Optimize the construction of earthquake-resistant buildings☆10Jul 7, 2024Updated last year
- ☆18Jan 8, 2023Updated 3 years ago
- minimal diffusion transformer in pytorch.☆17Oct 6, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- IC implementation of Systolic Array for TPU☆343Oct 21, 2024Updated last year
- ☆11Jun 28, 2020Updated 5 years ago
- ☆68Apr 22, 2025Updated 11 months ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 7 months ago
- RV64GC Linux Capable RISC-V Core☆56Oct 20, 2025Updated 5 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- Synthetic data generator for image, video and 3D models☆32Aug 5, 2024Updated last year
- ☆16Oct 20, 2025Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A small Neural Network Processor for Edge devices.☆18Nov 22, 2022Updated 3 years ago
- ☆164Jan 4, 2026Updated 2 months ago
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆11,969Aug 18, 2024Updated last year
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- An editor interface for George, for SE212 at the University of Waterloo.☆27Dec 22, 2024Updated last year
- experimental solidity compiler☆98Updated this week
- I like to learn new things☆11Feb 28, 2026Updated 3 weeks ago
- Open-source Neural Processing Unit (NPU) from China ❤☆43Jan 29, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Frontend for managing Hack as a Service apps☆14Mar 6, 2023Updated 3 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- could we make an ml stack in 100,000 lines of code?☆46Jul 17, 2024Updated last year
- ☆24Feb 22, 2024Updated 2 years ago
- Web of the site☆11Feb 22, 2022Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆63Dec 19, 2021Updated 4 years ago
- The Quasi Quantum Assembly Programming Language☆36Nov 14, 2025Updated 4 months ago