mwrnd / innova2_flex_xcku15p_notes
Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development
☆60Updated 7 months ago
Alternatives and similar repositories for innova2_flex_xcku15p_notes:
Users that are interested in innova2_flex_xcku15p_notes are comparing it to the libraries listed below
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆13Updated last year
- ☆45Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- ☆14Updated 2 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 3 months ago
- Open source FPGA-based NIC and platform for in-network compute☆62Updated 5 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆94Updated last month
- Network Development Kit (NDK) for FPGA cards with example application☆50Updated this week
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆136Updated last year
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆35Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆76Updated 3 years ago
- OmniXtend cache coherence protocol☆80Updated 4 years ago
- Verilog PCI express components☆22Updated last year
- AMD OpenNIC Shell includes the HDL source files☆115Updated 3 months ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆36Updated last year
- ☆17Updated 3 years ago
- PCI Express controller model☆55Updated 2 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆29Updated 5 months ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Naive Educational RISC V processor☆80Updated 6 months ago
- ☆23Updated 3 years ago
- Ethernet switch implementation written in Verilog☆46Updated last year
- 国产VU13P加速卡资料☆70Updated last month
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆47Updated last year
- ☆28Updated 4 years ago