mwrnd / innova2_flex_xcku15p_notesLinks
Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development
☆66Updated 5 months ago
Alternatives and similar repositories for innova2_flex_xcku15p_notes
Users that are interested in innova2_flex_xcku15p_notes are comparing it to the libraries listed below
Sorting:
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆107Updated 7 years ago
 - A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
 - ☆50Updated 4 years ago
 - Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
 - Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆155Updated 2 years ago
 - Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
 - Network Development Kit (NDK) for FPGA cards with example application☆67Updated this week
 - PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆122Updated this week
 - ☆33Updated 7 months ago
 - Open source FPGA-based NIC and platform for in-network compute☆68Updated 2 months ago
 - Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
 - Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Updated last year
 - Public repository for Litefury & Nitefury☆301Updated last year
 - Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆69Updated 8 years ago
 - Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 3 years ago
 - 10Gb Ethernet Switch☆238Updated 2 weeks ago
 - Bitstream relocation and manipulation tool.☆47Updated 2 years ago
 - Small footprint and configurable SATA core☆152Updated 2 weeks ago
 - Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
 - An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
 - An FPGA-based NetTLP adapter☆26Updated 5 years ago
 - AMD OpenNIC driver includes the Linux kernel driver☆69Updated 10 months ago
 - LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
 - FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
 - Ethernet switch implementation written in Verilog☆54Updated 2 years ago
 - Small footprint and configurable SPI core☆46Updated 2 weeks ago
 - ☆24Updated last month
 - LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
 - ☆16Updated last year
 - Fibre Channel / FICON HBA implemented on FPGA☆38Updated 4 years ago