perehinik / Logic_Analyzer_FPGA_ConfigLinks
Vivado project for Xilinx Artix FPGA, used in logic analyzer
☆14Updated 4 years ago
Alternatives and similar repositories for Logic_Analyzer_FPGA_Config
Users that are interested in Logic_Analyzer_FPGA_Config are comparing it to the libraries listed below
Sorting:
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Updated last year
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆22Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆14Updated 7 years ago
- High-througput logic analyzer for FPGA☆16Updated 5 years ago
- an sata controller using smallest resource.☆17Updated 12 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 6 years ago
- ☆22Updated 10 years ago
- FPGA-Based Logic Analyzer☆13Updated 9 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated last month
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Updated 2 years ago
- KiCad PCB project of Logic Analyzer☆45Updated 5 years ago
- A usb FPGA board based Logic analyzer (逻辑分析仪)☆17Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 2 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Updated 5 years ago
- ☆14Updated 2 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Updated 10 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- USB capture IP☆25Updated 5 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Updated 5 years ago
- ☆21Updated 3 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Updated 7 years ago
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆30Updated 8 months ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 7 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Updated 11 years ago
- PulseRain FP51 MCU, with peripherals☆17Updated 7 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 9 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆34Updated 4 years ago
- ☆18Updated 5 years ago
- PID controller with FPGA hardware☆20Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago