Alternatives and similar repositories for Logic_Analyzer_FPGA_Config

Users that are interested in Logic_Analyzer_FPGA_Config are comparing it to the libraries listed below

• oscimp / fpga_ip
  OscillatorIMP ecosystem FPGA IP sources
  ☆28Updated 3 weeks ago
• BerkeleyLab / Marble-Mini
  "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
  ☆19Updated 3 years ago
• os-fpga / IP_Catalog
  IP Catalog for Raptor.
  ☆14Updated 7 months ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆17Updated 4 years ago
• MasterPlayer / rmii-ethernet-mac
  RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…
  ☆12Updated 3 years ago
• EEVengers / libtslitex
  This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe
  ☆11Updated last week
• perehinik / Logic_Analyzer_PCB
  KiCad PCB project of Logic Analyzer
  ☆43Updated 4 years ago
• PandABlocks / PandABlocks-FPGA
  VHDL functional blocks with their simulations and test sequences
  ☆21Updated this week
• eltvor / zlogan
  High-througput logic analyzer for FPGA
  ☆14Updated 4 years ago
• antmicro / fmc-sata-adapter
  Adapter board exposing SATA M.2 SSD on FMC board-to-board connector
  ☆12Updated last year
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• linuxbest / ahci_mpi
  an sata controller using smallest resource.
  ☆16Updated 11 years ago
• perehinik / SDRAM_Controller
  Verilog SDR SDRAM controller for FPGA Xilinx and Lattice
  ☆17Updated 4 years ago
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 12 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 7 years ago
• athurg / cadence
  Cadence PCB and SCH Library and some tools
  ☆13Updated 10 years ago
• Wren6991 / Hazard3-SWD-SoC
  Example Hazard3 + OpenDAP RISC-V SWD SoC integration
  ☆9Updated 2 years ago
• VideoGPU / FMC_MIPI
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆18Updated 2 years ago
• CospanDesign / nysa-verilog
  Verilog Repository for GIT
  ☆33Updated 4 years ago
• gtortone / libaxidma
  C++ library for AXI DMA with direct and scatter-gather support
  ☆11Updated 3 years ago
• digibird1 / FPGA_BOARD
  Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…
  ☆13Updated 10 years ago
• lnls-dig / dsp-cores
  Repository containing the DSP gateware cores
  ☆13Updated this week
• antmicro / lpddr4-test-board
  Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM
  ☆37Updated last year
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 9 years ago
• BerkeleyLab / Zest
  Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs
  ☆11Updated 8 months ago
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆27Updated 3 years ago
• codeshaa / 16-bit-HDLC-using-VHDL
  High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
  ☆29Updated 8 years ago
• roy77 / Cameralink-LPC-FMC-Module
  ☆19Updated 10 years ago
• Stanlazy / 7z010_ddr
  4-Layer XC7Z010 DDR3 Layout
  ☆17Updated 3 years ago
• opalkelly-opensource / design-resources
  A collection of Opal Kelly provided design resources
  ☆16Updated 4 months ago