perehinik / Logic_Analyzer_FPGA_ConfigLinks
Vivado project for Xilinx Artix FPGA, used in logic analyzer
☆14Updated 4 years ago
Alternatives and similar repositories for Logic_Analyzer_FPGA_Config
Users that are interested in Logic_Analyzer_FPGA_Config are comparing it to the libraries listed below
Sorting:
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- High-througput logic analyzer for FPGA☆15Updated 5 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆20Updated 4 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated this week
- KiCad PCB project of Logic Analyzer☆43Updated 4 years ago
- ☆18Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 months ago
- ☆21Updated 10 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Updated last year
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 7 years ago
- A usb FPGA board based Logic analyzer (逻辑分析仪)☆17Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- An FPGA implementation of a digital storage oscilloscope.☆28Updated 8 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- Robotic Application Processor☆24Updated 3 years ago
- LiteX based FPGA gateware for Thunderscope.☆26Updated 2 weeks ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- A collection of Opal Kelly provided design resources☆17Updated this week
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 8 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Updated 2 years ago
- PID controller with FPGA hardware☆20Updated 6 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago