Alternatives and similar repositories for Logic_Analyzer_FPGA_Config

Users that are interested in Logic_Analyzer_FPGA_Config are comparing it to the libraries listed below

• eltvor / zlogan
  High-througput logic analyzer for FPGA
  ☆16Updated 5 years ago
• BerkeleyLab / Zest
  Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs
  ☆11Updated last year
• hukenovs / adc_configurator
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆13Updated 7 years ago
• VideoGPU / FMC_MIPI
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆20Updated 2 years ago
• linuxbest / ahci_mpi
  an sata controller using smallest resource.
  ☆17Updated 11 years ago
• roy77 / Cameralink-LPC-FMC-Module
  ☆22Updated 10 years ago
• oscimp / fpga_ip
  OscillatorIMP ecosystem FPGA IP sources
  ☆27Updated last month
• ymz000 / Kintex-7-xc7k325-pcb
  基于Kintex-7 XC7K325T的高性能FPGA功能验证板
  ☆18Updated 5 years ago
• PulseRain / PulseRain_FP51_MCU
  PulseRain FP51 MCU, with peripherals
  ☆17Updated 7 years ago
• BerkeleyLab / Marble-Mini
  "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
  ☆22Updated 4 years ago
• perehinik / Logic_Analyzer_PCB
  KiCad PCB project of Logic Analyzer
  ☆45Updated 5 years ago
• txzing / modbus_crc_verilog
  FPGA纯逻辑实现modbus通信
  ☆22Updated 3 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆18Updated 5 years ago
• codeshaa / 16-bit-HDLC-using-VHDL
  High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
  ☆29Updated 9 years ago
• DOUDIU / AXIS-AXI4-AXIS
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆12Updated last year
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆36Updated 5 years ago
• olivier-le-sage / camera-filters
  Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.
  ☆32Updated 5 years ago
• freecores / wdsp
  DSP WishBone Compatible Cores
  ☆14Updated 11 years ago
• xycfwrj / zynq_axi_ddr_barebone
  minimal code to access ps DDR from PL
  ☆22Updated 6 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆48Updated 5 years ago
• benbr8 / tdc-fpga
  A Time to Digital Converter designed for Xilinx 7-Series FPGAs
  ☆36Updated 5 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆45Updated 6 years ago
• CospanDesign / nysa-verilog
  Verilog Repository for GIT
  ☆35Updated 4 years ago
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 13 years ago
• ApotheoTech / Aper-Oculus
  An open-source Xilinx Kria SOM Carrier for high-speed camera design
  ☆29Updated 2 years ago
• analogdevicesinc / testbenches
  Testbenches for HDL projects
  ☆22Updated this week
• Starynight410 / ZYNQ_SARSystem
  利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。
  ☆13Updated 11 months ago
• jimmyma8579 / FPGA_MotorControl
  PID controller with FPGA hardware
  ☆20Updated 6 years ago
• opalkelly-opensource / design-resources
  A collection of Opal Kelly provided design resources
  ☆17Updated 2 months ago
• mcgodfrey / i2c-eeprom
  Controller for i2c EEPROM chip in Verilog for Mojo FPGA board
  ☆25Updated 9 years ago