perehinik / Logic_Analyzer_FPGA_ConfigLinks
Vivado project for Xilinx Artix FPGA, used in logic analyzer
☆14Updated 4 years ago
Alternatives and similar repositories for Logic_Analyzer_FPGA_Config
Users that are interested in Logic_Analyzer_FPGA_Config are comparing it to the libraries listed below
Sorting:
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- ☆17Updated 4 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆19Updated 3 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated last week
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 3 weeks ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- A collection of Opal Kelly provided design resources☆17Updated 5 months ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- ☆19Updated last year
- Verilog IP Cores & Tests☆13Updated 7 years ago
- USB capture IP☆21Updated 5 years ago
- High-througput logic analyzer for FPGA☆14Updated 4 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆12Updated 6 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- KiCad PCB project of Logic Analyzer☆43Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆21Updated 6 years ago
- VHDL functional blocks with their simulations and test sequences☆21Updated this week
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆20Updated 10 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 8 years ago
- A usb FPGA board based Logic analyzer (逻辑分析仪)☆16Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- VHDL Modules☆24Updated 10 years ago