BigPig-Bro / Uart_IO_Auto_testLinks
通用IO测试工程,用于捡垃圾测试IO。与BSDL需要对引脚输入不同,该工程只需要确定时钟输入,然后自动向每个IO发送指定字符串,因此只需要将串口接入任意IO查看输出即可
☆12Updated 2 weeks ago
Alternatives and similar repositories for Uart_IO_Auto_test
Users that are interested in Uart_IO_Auto_test are comparing it to the libraries listed below
Sorting:
- 【例程】国产高云FPGA 开发板及其工程☆32Updated 10 months ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆31Updated 10 months ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- xilxin download tools☆52Updated 5 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆25Updated 4 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- a simple FPGA xdma demo based Memblaze☆17Updated 2 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆113Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 8 years ago
- A hardware MJPEG encoder and RTP transmitter☆40Updated 5 years ago
- This is xc7z020clg400 FPGA hardware core board design☆56Updated last year
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆26Updated last month
- WinUSB implementation for the ZYNQ platform (Zybo board)☆26Updated 6 years ago
- fpga jtag hardware☆21Updated 2 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆85Updated last year
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆73Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆63Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆49Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆71Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆17Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆69Updated 3 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆50Updated 11 months ago
- YPCB-00338-1P1 Hack☆57Updated 7 months ago