TiferKing / ypcb_00338_1p1_hack
YPCB-00338-1P1 Hack
☆39Updated 4 months ago
Alternatives and similar repositories for ypcb_00338_1p1_hack
Users that are interested in ypcb_00338_1p1_hack are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- 国产VU13P加速卡资料☆73Updated 2 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆23Updated 2 years ago
- ☆63Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆70Updated 11 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆74Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Verilog Ethernet Switch (layer 2)☆43Updated last year
- Video Stream Scaler☆40Updated 10 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- ☆29Updated 4 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago