Lombiq / Hastlayer-Hardware-Framework---CatapultLinks
Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.
☆13Updated 5 years ago
Alternatives and similar repositories for Hastlayer-Hardware-Framework---Catapult
Users that are interested in Hastlayer-Hardware-Framework---Catapult are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆45Updated 5 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 3 years ago
- ☆19Updated 6 years ago
- ☆18Updated 4 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆16Updated 3 years ago
- Mirror of NeTV FPGA Verilog Code☆15Updated 13 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆32Updated last year
- Synchronous FIFOs designed in Verilog/System Verilog.☆24Updated last month
- verilog/FPGA hardware description for very simple GPU☆16Updated 6 years ago
- I2C controller core from Opencores.org☆26Updated 14 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- DDR4 Simulation Project in System Verilog☆43Updated 11 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 2 weeks ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- ☆54Updated 3 years ago
- Wishbone controlled I2C controllers☆55Updated last year
- Time to Digital Converter (TDC)☆36Updated 4 years ago
- An Ethernet MAC conforming to IEEE 802.3☆23Updated 8 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Updated 2 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Updated 8 years ago
- Verilog Ethernet components for FPGA implementation☆21Updated 2 years ago