Lombiq / Hastlayer-Hardware-Framework---CatapultLinks
Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.
☆12Updated 5 years ago
Alternatives and similar repositories for Hastlayer-Hardware-Framework---Catapult
Users that are interested in Hastlayer-Hardware-Framework---Catapult are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆42Updated 5 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆58Updated 2 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- ☆18Updated 4 years ago
- ☆20Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆18Updated 4 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated last year
- ☆16Updated 3 years ago
- ☆50Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- verilog/FPGA hardware description for very simple GPU☆17Updated 6 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- ☆35Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- Another tiny RISC-V implementation☆58Updated 4 years ago
- ☆32Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- ☆30Updated 8 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆93Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- ☆31Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆27Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- I2C controller core from Opencores.org☆25Updated 13 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆49Updated 11 years ago
- HDMI + GPU-pipeline + FFT☆13Updated 9 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago