High-througput logic analyzer for FPGA
☆17Oct 8, 2020Updated 6 years ago
Alternatives and similar repositories for zlogan
Users that are interested in zlogan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆15Jul 16, 2021Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- HPC Implementation of dynamic microtubules calculations on CPU, GPU and FPGA Platforms☆12Nov 1, 2017Updated 9 years ago
- Mobile Display Test & Debug☆16Apr 9, 2023Updated 3 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆15Oct 24, 2026Updated last week
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 16, 2026Updated 2 weeks ago
- Implementation of the Xilinx FFT IP using a UART packetised data stream☆13Jul 24, 2022Updated 4 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Basic code that displays simple shapes generated from Lattice FPGA directly to LVDS display☆29Jun 16, 2015Updated 11 years ago
- FPGA-Based Logic Analyzer☆15Apr 18, 2016Updated 10 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆32Dec 10, 2021Updated 4 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 13 years ago
- ☆14Dec 6, 2022Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- VR system based on Confu HDMI to MIPI board with two OLED displays☆22Jun 3, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI Interface Nand Flash Controller (Sync mode)☆115May 8, 2026Updated 5 months ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- ☆13Updated this week
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆19Oct 23, 2019Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Oct 13, 2026Updated 2 weeks ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆11Sep 26, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- mods improvements hacks for the PrinCube☆11May 4, 2022Updated 4 years ago
- Dump s905x3☆12Dec 24, 2024Updated last year
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated 2 weeks ago
- FPGA CryptoNight V7 Minner☆32Aug 26, 2019Updated 7 years ago
- Automatically build Sigmastar original SDK Boot Kernel with Buildroot LTS.☆14Aug 19, 2022Updated 4 years ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- Codes for femtosecond laser interaction research☆13Aug 10, 2026Updated 2 months ago