eltvor / zloganLinks
High-througput logic analyzer for FPGA
β15Updated 5 years ago
Alternatives and similar repositories for zlogan
Users that are interested in zlogan are comparing it to the libraries listed below
Sorting:
- π Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.β25Updated 3 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoEβ20Updated 3 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIeβ11Updated this week
- β21Updated 10 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)β13Updated 7 years ago
- general-coresβ21Updated 3 months ago
- OscillatorIMP ecosystem FPGA IP sourcesβ27Updated 3 months ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.β60Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10Mβ18Updated 2 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzerβ14Updated 4 years ago
- β18Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)β32Updated 5 years ago
- VHDL PCIe Transceiverβ31Updated 5 years ago
- Verilog IP Cores & Testsβ13Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description languageβ16Updated 6 years ago
- C++ library for AXI DMA with direct and scatter-gather supportβ11Updated 3 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.β29Updated 8 years ago
- an sata controller using smallest resource.β16Updated 11 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfacesβ35Updated 11 months ago
- Time to Digital Converter (TDC)β34Updated 4 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Moduleβ57Updated 2 years ago
- A collection of Opal Kelly provided design resourcesβ17Updated this week
- Ethernet MAC 10/100 Mbpsβ28Updated 4 years ago
- Small footprint and configurable Inter-Chip communication coresβ66Updated 3 weeks ago
- My self-designed ZYNQ-7010 4-layer developement board.β32Updated 4 years ago
- εΊδΊKintex-7 XC7K325Tηι«ζ§θ½FPGAεθ½ιͺθ―ζΏβ18Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1β36Updated last year
- This is BISS-C FPGA IP and It's Driver Repoβ32Updated last year
- MMC (and derivative standards) host controllerβ24Updated 5 years ago
- USB-PD-3.1-Verilogβ16Updated last year