eltvor / zloganLinks
High-througput logic analyzer for FPGA
☆16Updated 5 years ago
Alternatives and similar repositories for zlogan
Users that are interested in zlogan are comparing it to the libraries listed below
Sorting:
- ☆22Updated 10 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Updated 4 years ago
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆17Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 2 months ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆66Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆14Updated 7 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated 3 weeks ago
- My self-designed ZYNQ-7010 4-layer developement board.☆34Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Updated 2 years ago
- an sata controller using smallest resource.☆17Updated 12 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆22Updated 4 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Updated 7 years ago
- ☆18Updated 5 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Updated 6 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated 2 weeks ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Yet Another XC7Z010 Board☆17Updated 3 years ago
- 4-Layer XC7Z010 DDR3 Layout☆18Updated 4 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- general-cores☆21Updated 6 months ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆29Updated 2 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 9 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆34Updated 2 years ago
- 蚂蚁S9矿板移植pynq2.5☆37Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 8 months ago
- Xilinx Virtual Cable Daemon☆20Updated 6 years ago
- A collection of Opal Kelly provided design resources☆17Updated 3 months ago