High-througput logic analyzer for FPGA
☆17Oct 8, 2020Updated 5 years ago
Alternatives and similar repositories for zlogan
Users that are interested in zlogan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 6 months ago
- FPGA-Based Logic Analyzer☆15Apr 18, 2016Updated 10 years ago
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- VHDL implementation of CCSDS123 compression standard☆10Mar 30, 2019Updated 7 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆110May 8, 2026Updated last month
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 4 months ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- Raspberry Pi HAT with Microchip MCP2518FD CAN FD controller☆25Feb 23, 2025Updated last year
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- CAN FD IP Core in VHDL☆62May 14, 2026Updated last month
- ☆12Updated this week
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 3 months ago
- MediaTek mt7601u driver with ELIAN smartlink support.☆10Dec 6, 2019Updated 6 years ago
- ☆10Jun 3, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hi3798MV100 soc based EC6108V9C Linux kernel source tree☆18Jul 10, 2025Updated 11 months ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 3 years ago
- DT SUPPORT☆12Nov 2, 2016Updated 9 years ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- A simple blog for documenting my thoughts and adventures☆18Mar 21, 2026Updated 3 months ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- ☆20May 8, 2012Updated 14 years ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 6 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆35Nov 26, 2018Updated 7 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 4 months ago
- XBOX 360 RF Module☆15Oct 17, 2022Updated 3 years ago