High-througput logic analyzer for FPGA
☆17Oct 8, 2020Updated 6 years ago
Alternatives and similar repositories for zlogan
Users that are interested in zlogan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆15Jul 16, 2021Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- Mobile Display Test & Debug☆16Apr 9, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- VHDL PCIe Transceiver☆35Jul 2, 2020Updated 6 years ago
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- FPGA-Based Logic Analyzer☆15Apr 18, 2016Updated 10 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- ☆16Mar 8, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- A collection of plugin for j4status☆14Oct 2, 2023Updated 3 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Basic code that displays simple shapes generated from Lattice FPGA directly to LVDS display☆29Jun 16, 2015Updated 11 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆114May 8, 2026Updated 5 months ago
- Total GP world: results, rankings, updated timetables and comparisons from the season 1950 to the present☆12Mar 13, 2019Updated 7 years ago
- ☆13Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- VR system based on Confu HDMI to MIPI board with two OLED displays☆21Jun 3, 2022Updated 4 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- ☆13Oct 14, 2021Updated 4 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Updated this week
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 4 years ago
- ☆10Sep 24, 2021Updated 5 years ago
- Raspberry Pi HAT with Microchip MCP2518FD CAN FD controller☆26Feb 23, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆19Oct 23, 2019Updated 6 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- Emacs mode for editing and running Bats tests☆22Feb 15, 2024Updated 2 years ago
- Codes for femtosecond laser interaction research☆13Aug 10, 2026Updated 2 months ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- Rust bindings for CARLA simulator☆21Updated this week