j-marjanovic / pp-sp-reference-designLinks
☆46Updated 3 years ago
Alternatives and similar repositories for pp-sp-reference-design
Users that are interested in pp-sp-reference-design are comparing it to the libraries listed below
Sorting:
- ☆18Updated 4 years ago
- ☆46Updated 3 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆20Updated 4 months ago
- ☆14Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 5 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Updated 9 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- DisplayPort IP-core☆67Updated 2 weeks ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Experimental flows using nextpnr for Xilinx devices☆48Updated 2 weeks ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- ☆45Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated last week
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆139Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- YPCB-00338-1P1 Hack☆51Updated 5 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago