j-marjanovic / pp-sp-reference-designLinks
☆46Updated 3 years ago
Alternatives and similar repositories for pp-sp-reference-design
Users that are interested in pp-sp-reference-design are comparing it to the libraries listed below
Sorting:
- ☆50Updated 3 years ago
- ☆14Updated 3 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆18Updated 11 months ago
- ☆18Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆97Updated 5 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆149Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- DisplayPort IP-core☆72Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆27Updated 6 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Small footprint and configurable SPI core☆42Updated 2 months ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆42Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Small footprint and configurable SATA core☆144Updated 3 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆227Updated 3 years ago
- ☆23Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆115Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆51Updated 5 years ago