j-marjanovic / pp-sp-reference-design
☆41Updated 3 years ago
Alternatives and similar repositories for pp-sp-reference-design:
Users that are interested in pp-sp-reference-design are comparing it to the libraries listed below
- ☆44Updated 2 years ago
- ☆16Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆39Updated 4 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆36Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆21Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- Small footprint and configurable SPI core☆40Updated last week
- DisplayPort IP-core☆60Updated 2 months ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆122Updated last year
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated last month
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆33Updated last year
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆95Updated last year
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆16Updated 10 months ago
- FPGA USB stack written in LiteX☆126Updated 2 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆48Updated 2 years ago
- ☆44Updated 2 years ago
- Various examples for Chisel HDL☆27Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- OpenGL 1.x implementation for FPGAs☆73Updated this week
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆23Updated 6 years ago
- ☆11Updated 3 years ago
- Documenting the Anlogic FPGA bit-stream format.☆86Updated 2 years ago