tow3rs / catapult-v3-smartnic-re
Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)
☆131Updated last year
Alternatives and similar repositories for catapult-v3-smartnic-re:
Users that are interested in catapult-v3-smartnic-re are comparing it to the libraries listed below
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆54Updated 2 years ago
- 国产VU13P加速卡资料☆67Updated 3 weeks ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 4 years ago
- Tang Mega 138K Pro examples☆68Updated 4 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆114Updated 4 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- ☆57Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆211Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- ☆45Updated 3 years ago
- DisplayPort IP-core☆62Updated this week
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- Opensource DDR3 Controller☆308Updated 2 weeks ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆258Updated 3 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆229Updated 2 years ago
- YPCB-00338-1P1 Hack☆26Updated 3 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 9 months ago
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- ☆45Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆120Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- NVMe Controller featuring Hardware Acceleration☆85Updated 3 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆171Updated 5 years ago
- Verilog digital signal processing components☆134Updated 2 years ago