zhanxn87 / awgn_boxmullerView on GitHub
AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.
15Sep 20, 2020Updated 5 years ago

Alternatives and similar repositories for awgn_boxmuller

Users that are interested in awgn_boxmuller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

Sorting:

Are these results useful?