j-marjanovic / ocs-tray-mezzanine-adapterLinks
PCIe adapter for an FPGA accelerator for Open CloudServer
☆24Updated 5 years ago
Alternatives and similar repositories for ocs-tray-mezzanine-adapter
Users that are interested in ocs-tray-mezzanine-adapter are comparing it to the libraries listed below
Sorting:
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆29Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆28Updated 2 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Updated 4 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆120Updated 5 months ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- Prototype time domain reflectometer/sampling oscilloscope☆53Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆40Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- ☆39Updated 4 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated 3 weeks ago
- ☆45Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- ☆54Updated 3 years ago
- Prototype phase noise analyzer☆21Updated 5 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆98Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆33Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆43Updated last year
- Over-engineered SDR development board☆47Updated 4 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆22Updated 3 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆45Updated 5 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆32Updated 3 years ago