Efinix-Inc / br2-efinix
Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC
☆11Updated last month
Alternatives and similar repositories for br2-efinix
Users that are interested in br2-efinix are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated last month
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- ☆59Updated 3 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- ☆21Updated 9 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- A simple three-stage RISC-V CPU☆23Updated 4 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆20Updated last week
- Verilog HDL implementation of SDRAM controller and SDRAM model☆26Updated 10 months ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated last month
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Demo projects for various Kintex FPGA boards☆56Updated 3 weeks ago
- USB Full Speed PHY☆44Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆84Updated this week
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆54Updated 4 months ago
- Open Source AES☆31Updated last year
- ☆45Updated 4 years ago
- GUI editor for hardware description designs☆28Updated last year
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆45Updated 2 weeks ago
- ☆15Updated last week
- M-extension for RISC-V cores.☆30Updated 5 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year