Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC
☆22Jul 8, 2026Updated last month
Alternatives and similar repositories for br2-efinix
Users that are interested in br2-efinix are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆32Jul 1, 2026Updated 2 months ago
- Low cost USB RF transceiver☆11Feb 14, 2026Updated 6 months ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated 3 weeks ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PolarFire SoC Discovery Kit Product Page☆26Apr 28, 2026Updated 4 months ago
- The open source distributed web search engine that searches by meaning.☆14Aug 14, 2023Updated 3 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- Situation Coverage-based AV-Testing Framework in CALRA☆14Mar 30, 2023Updated 3 years ago
- Starter project to help you create your Vendure-powered ecommerce application. This version of the starter has the client (browser) make …☆12Apr 10, 2024Updated 2 years ago
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 3 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- Python wrapper for AFF3CT.☆17Mar 19, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- ☆16Dec 15, 2025Updated 8 months ago
- ☆14Oct 30, 2024Updated last year
- A lightweight C++ library for generating 2D plots and charts using SFML.☆16Aug 6, 2026Updated 3 weeks ago
- A 5-stage pipelined, rv32i core with branch prediction and hazard detection☆15Dec 11, 2025Updated 8 months ago
- SHA3 (KECCAK)☆20Jul 17, 2014Updated 12 years ago
- sump3 logic analyzer☆44Jul 26, 2026Updated last month
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆44Mar 28, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python Plays GTA V Reboot☆18May 5, 2022Updated 4 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 5 years ago
- DSP Abstraction Layer for QuRT OS on Hexagon DSP☆26Aug 11, 2020Updated 6 years ago
- A collection of scripts to "help" you with your programming exams and assignments.☆16Jan 21, 2024Updated 2 years ago
- A NES emulator in Wa. 凹语言 NES 模拟器☆11Jun 15, 2025Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Open-source AI acceleration on FPGA: from ONNX to RTL☆58Aug 25, 2026Updated last week
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- FPGA board-level debugging and reverse-engineering tool☆46Mar 24, 2023Updated 3 years ago
- Julia implementation of LULESH with MPI + X.☆12Jul 23, 2022Updated 4 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- A Python parser combinator and formatter combinator library that's fast, easy to use, and provides informative error messages☆37Dec 9, 2022Updated 3 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated 2 years ago