tomverbeure / vexriscv_ocd_blogLinks
Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
☆27Updated 3 years ago
Alternatives and similar repositories for vexriscv_ocd_blog
Users that are interested in vexriscv_ocd_blog are comparing it to the libraries listed below
Sorting:
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last month
- Wishbone interconnect utilities☆41Updated 7 months ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Updated 11 months ago
- Small footprint and configurable Inter-Chip communication cores☆61Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 8 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- PicoRV☆44Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆33Updated 6 years ago
- ☆61Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- RISC-V Processor written in Amaranth HDL