Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
☆26Feb 21, 2022Updated 4 years ago
Alternatives and similar repositories for vexriscv_ocd_blog
Users that are interested in vexriscv_ocd_blog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆19Aug 27, 2022Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- ☆16Jan 19, 2024Updated 2 years ago
- Next186 SoC PC☆17Feb 5, 2014Updated 12 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- A collection of little open source FPGA hobby projects☆51Feb 6, 2020Updated 6 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 4, 2026Updated last week
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- 移植LWIP，支持freeRTOS和socket编程☆10Mar 8, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- scala template engine and simple expression evaluator☆11Feb 11, 2024Updated 2 years ago
- FPGA core for ISO7816 smart card communication☆14Apr 28, 2022Updated 4 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 9 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- PaserTech PaskiSoC 一个低成本的riscv soc实现, 支持32bit linux with mmu☆20May 27, 2025Updated last year
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 8 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 在沁恒的CH554 T&E&G MINIEVT2开发板上实现USB键盘和鼠标符合设备。☆23Sep 23, 2022Updated 4 years ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated last year
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 7 years ago
- Tools for analyzing and browsing Tarmac instruction traces.☆87Sep 3, 2026Updated last month
- ADPCM decoder compatible with OKI 6295☆16Aug 16, 2026Updated last month
- ☆15Dec 9, 2019Updated 6 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- The biologically plausible self backpropagation on SNNs and ANNs☆13Aug 27, 2021Updated 5 years ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆11Sep 25, 2013Updated 13 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Code to support porting MiST cores to other boards.☆49Feb 26, 2026Updated 7 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 8 months ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago