Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
☆26Feb 21, 2022Updated 4 years ago
Alternatives and similar repositories for vexriscv_ocd_blog
Users that are interested in vexriscv_ocd_blog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- ☆15Jan 19, 2024Updated 2 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- A collection of little open source FPGA hobby projects☆51Feb 6, 2020Updated 6 years ago
- ☆41Jan 23, 2024Updated 2 years ago
- A 5$ Xilinx ZYNQ development board.☆28Jan 25, 2023Updated 3 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆25Jan 15, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- ☆10Oct 28, 2018Updated 7 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Simple UVM environment for experimenting with Verilator.☆44Jul 2, 2026Updated 2 weeks ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- FPGA core for ISO7816 smart card communication☆14Apr 28, 2022Updated 4 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PaserTech PaskiSoC 一个低成本的riscv soc实现, 支持32bit linux with mmu☆20May 27, 2025Updated last year
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- 在沁恒的CH554 T&E&G MINIEVT2开发板上实现USB键盘和鼠标符合设备。☆23Sep 23, 2022Updated 3 years ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 9 months ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 7 years ago
- Tools for analyzing and browsing Tarmac instruction traces.☆85Jun 5, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- ADPCM decoder compatible with OKI 6295☆15Jan 6, 2025Updated last year
- ☆11Jan 9, 2021Updated 5 years ago
- ☆14Dec 9, 2019Updated 6 years ago
- The biologically plausible self backpropagation on SNNs and ANNs☆13Aug 27, 2021Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 5 months ago