openhwgroup / core-v-mcu-devkitLinks
This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.
☆18Updated last year
Alternatives and similar repositories for core-v-mcu-devkit
Users that are interested in core-v-mcu-devkit are comparing it to the libraries listed below
Sorting:
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 2 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 11 months ago
- Apache NuttX RTOS on 64-bit RISC-V Sophgo SG2000 (T-Head C906 / Milk-V Duo S)☆34Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- ☆36Updated 9 months ago
- ☆14Updated last year
- Optimized RISC-V FP emulation for 32-bit processors☆32Updated 4 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- Demo board for TT4 and beyond☆21Updated 3 months ago
- ☆31Updated this week
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆25Updated last month
- Small SERV-based SoC primarily for OpenMPW tapeout☆43Updated 2 weeks ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆18Updated last week
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- ☆27Updated last week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 7 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago