openhwgroup / core-v-mcu-devkit
This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.
☆16Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for core-v-mcu-devkit
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆27Updated 4 months ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated last week
- Demo board for TT4 and beyond☆19Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆50Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆62Updated last week
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- ☆30Updated last month
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- A pipelined RISC-V processor☆47Updated 11 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- PCB for ULX4M FPGA R&D board☆48Updated 2 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆60Updated 4 months ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- Spen's Official OpenOCD Mirror☆47Updated 8 months ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- TinyTapeout-01 submission repo☆29Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- SAR ADC on tiny tapeout☆34Updated this week
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated last month
- ☆18Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆72Updated 2 months ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆38Updated 2 years ago