openhwgroup / core-v-mcu-devkitLinks
This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.
☆18Updated last year
Alternatives and similar repositories for core-v-mcu-devkit
Users that are interested in core-v-mcu-devkit are comparing it to the libraries listed below
Sorting:
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆43Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Demo board for TT04 and beyond☆28Updated last month
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- ☆55Updated 2 years ago
- Collection of projects for various FPGA development boards☆46Updated last year
- Virtual Development Board☆62Updated 3 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 10 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Top level for the November shuttle☆12Updated 3 years ago
- ☆18Updated 5 months ago
- ☆16Updated 2 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆31Updated last year
- FPGA dev board based on Lattice iCE40 8k☆75Updated 5 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆62Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆19Updated 12 years ago