openhwgroup / core-v-mcu-devkit
This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.
☆18Updated last year
Alternatives and similar repositories for core-v-mcu-devkit
Users that are interested in core-v-mcu-devkit are comparing it to the libraries listed below
Sorting:
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Demo board for TT4 and beyond☆21Updated 2 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆19Updated last week
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆12Updated 7 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- ☆26Updated last week
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 9 months ago
- ☆36Updated 7 months ago
- Virtual Development Board☆59Updated 3 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated last month
- ☆16Updated last month
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆28Updated 3 weeks ago
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆44Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆63Updated last month
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆49Updated last year
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Spen's Official OpenOCD Mirror☆49Updated 2 months ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago