openhwgroup / core-v-mcu-devkitLinks
This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.
☆18Updated last year
Alternatives and similar repositories for core-v-mcu-devkit
Users that are interested in core-v-mcu-devkit are comparing it to the libraries listed below
Sorting:
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- Virtual Development Board☆61Updated 3 years ago
- FPGA dev board based on Lattice iCE40 8k☆72Updated 5 years ago
- Nitro USB FPGA core☆87Updated last year
- Small footprint and configurable SPI core☆43Updated this week
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆62Updated 3 years ago
- Bare metal embedded software drivers and examples for PolarFire SoC☆22Updated 3 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- Example projects/code for the OrangeCrab☆108Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Triple Modular Redundancy☆27Updated 6 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- PolarFire SoC Documentation☆58Updated last month
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆46Updated 9 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Demo board for TT04 and beyond☆25Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 5 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 2 weeks ago