ChinaQMTECH / QMTECH_Kintex-7_Development_BoardLinks
☆11Updated last year
Alternatives and similar repositories for QMTECH_Kintex-7_Development_Board
Users that are interested in QMTECH_Kintex-7_Development_Board are comparing it to the libraries listed below
Sorting:
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Master-thesis-final☆19Updated last year
- fpga i2c rtc oled based clock with alarm supports buzzer☆16Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆48Updated last year
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆15Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆45Updated 2 years ago
- ☆37Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- ☆34Updated last year
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 6 months ago
- Collection of projects for various FPGA development boards☆45Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- ☆15Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- A complete HDMI transmitter implementation in VHDL☆23Updated 5 months ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Documentation and tools related to DECA FPGA board☆21Updated last year