Pipelined RISC-V RV32I Core in Verilog
☆43Apr 9, 2023Updated 3 years ago
Alternatives and similar repositories for Toast-RV32i
Users that are interested in Toast-RV32i are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆16Oct 5, 2025Updated last year
- Robot Control Library for Arduino☆10Sep 17, 2019Updated 7 years ago
- A hardware-optimized high-quality pseudorandom number generator☆38Jun 6, 2026Updated 4 months ago
- This repository contains the design files of RISC-V Pipeline Core☆78May 11, 2023Updated 3 years ago
- 2d Images processing system with FPGA (Zynq 7k) from two dragster linescanner (DR-2k-7)☆13Sep 15, 2017Updated 9 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- Apple Silicon port of Isaac Lab with MLX training, Metal hot paths, and a mac-sim runtime for robotics research on macOS.☆11Mar 20, 2026Updated 7 months ago
- ☆22May 8, 2025Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- RISC-V microcontroller IP for embedded, FPGA and ASIC applications☆203Oct 16, 2026Updated 2 weeks ago
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- Source code for 'Beginning Robotics with Raspberry Pi and Arduino: Using Python and OpenCV' by Jeffrey Cicolani☆11Jan 29, 2022Updated 4 years ago
- What better way to learn VHDL, than to do some fractals?☆54Feb 20, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Feb 25, 2023Updated 3 years ago
- Robot IR Remote Library for Arduino☆10May 7, 2019Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆78Sep 3, 2019Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆53Dec 18, 2025Updated 10 months ago
- C++ library for BluetoothLE usage on MacOS or (soon) Windows☆11Oct 21, 2020Updated 6 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago
- Simple UVM testbench development using the uvmtb_template files☆27Jan 16, 2025Updated last year
- ☆11Nov 17, 2025Updated 11 months ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆12Nov 23, 2022Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Oct 21, 2026Updated last week
- ☆14Dec 9, 2025Updated 10 months ago