Pipelined RISC-V RV32I Core in Verilog
☆41Apr 9, 2023Updated 2 years ago
Alternatives and similar repositories for Toast-RV32i
Users that are interested in Toast-RV32i are comparing it to the libraries listed below
Sorting:
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- ☆10Jun 9, 2022Updated 3 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 4 months ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- AXI Formal Verification IP☆22Apr 28, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆66May 11, 2023Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆49Dec 2, 2025Updated 3 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- A MQTT Client for ComputerCraft☆10Jan 27, 2024Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A general purpose gpu computation library in odin☆12May 9, 2025Updated 9 months ago
- Minecraft Redstone Compiler☆14Feb 9, 2025Updated last year
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Nitro USB FPGA core☆86Updated this week
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆12Dec 5, 2019Updated 6 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- Wishbone interconnect utilities☆44Feb 23, 2026Updated last week
- Small SERV-based SoC primarily for OpenMPW tapeout☆51Dec 18, 2025Updated 2 months ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆46Jun 23, 2021Updated 4 years ago
- ESP-IDF component for SRA Board☆41Feb 17, 2026Updated 2 weeks ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- 🏭 🌾 HelPA - Haskellish Esoteric Little Pseudo Assembler to Esoteric Languages implemented in Haskell☆13Mar 4, 2025Updated 11 months ago
- caar - the modern LISP machine☆12Mar 16, 2022Updated 3 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- A simple CPU implemented by discrete CPLD components.☆13Jul 12, 2023Updated 2 years ago
- A Minecraft mod about automation and circuit engineering with microblocks.☆11Feb 16, 2023Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆13Feb 1, 2023Updated 3 years ago