ShonTaware / FPGA_Design_Fabric_ArchitectureLinks
This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primarily focused on a complete FPGA flow using the maximum open-source tools.
☆11Updated 3 years ago
Alternatives and similar repositories for FPGA_Design_Fabric_Architecture
Users that are interested in FPGA_Design_Fabric_Architecture are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆15Updated last year
- ☆43Updated 3 years ago
- ☆17Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆77Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆97Updated last year
- SRAM☆22Updated 5 years ago
- ☆45Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- Static Timing Analysis Full Course☆62Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- ☆83Updated 11 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- A 2D convolution hardware implementation written in Verilog☆51Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 2 years ago
- Design Verification Engineer interview preparation guide.☆40Updated 4 months ago
- ☆14Updated last year
- RTL Design and Verification☆17Updated 4 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆124Updated 2 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Updated 5 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago